

First International Computer, Inc

Portable Computer Group HW Department

Board name : Mother Board Schematic

Project : VA250

Version : 0.4

Current Date : Dec 05, 2006

1. Schematic Page Description :
2. PCI & IRQ & DMA Description :
3. Block Diagram :
4. Net name Description :
5. Board Stack up Description :
6. Schematic modify Item and History :
7. power on & off & S3 Sequence :
8. Layout Guideline :
9. switch setting

Manager Sign by: Avery Lee

Drawing by : Richard Wang

Total confirm by:

LAN Circuit check by:

Audio Circuit check by:

		First International Computer, Inc. 2FL, NO.390, Yang Guang St., NeiHu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
Title: VA250 < Yonah + VN896 + VT8237A >			
Size C	Document Number ↔		Rev 0.4
Date: Sunday, December 10, 2006		Sheet	1 of 56

1. Schematic Page Description :

VA250 Schematic Ver : 0.3

1. Title

2. Schematic Page Description

3. Block Diagram

4. ANNOTATIONS

5. Schematic Modify

6. Timing Diagram

7. DDR Layout Guideline

8. Yonah processor (1/2)

9. Yonah processor (2/2)

10. POWER (CPU CORE)

11. Thermal

12. Clock Generator

13. Clock Buffer

14. VN896 (1/4)

15. VN896 (2/4)

16. VN896 (3/4)

17. VN896 (4/4)

18. DDR SO-DIMM1

19. DDR SO-DIMM0

20. VT1634AL LVDS Transmitter

21. LCD Connector

22. CRT Connector
23. VT8237A (1/3)

24. VT8237A (2/3)

25. VT8237A (3/3)

26. Power Good & Fan Controller

27. Blank

28. RTC and MODEM Conn.

29. MINI PCI Conn.

30. VT6103L PHY

31. USB CNN

32. HDD / CD-ROM CNN

33. LPC PMU08

34. LPC KBC M38827

35. INT KBC / GP Connector

36. ENI component

37. DIP/Lid/Power Switch & LED

38. Firm Ware Hub

39. Reset Circuit

40. SCREW

41. VT1708A Audio Codec

42. G1432+1410 Audio Amplifier

43. H.P. Out

44. PWR Block
45. 1.5VDDA/S , 1.8/2.5VDDM/A

46. VCCP/1.5VDDM

47. DDR II Power

48. 3VDDA / 5VDDA

49. POW-ON Controller

50. ADIN / Battery CNN

51. Charge Circuit

52. Inverter Controller

53. On board Audio & Audio CNN

54. Unused Switch transfer board

55. Update List

56. Unused Audio Board

2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD17	Mini PCI(Wireless LAN)


PCIINT	CHIP
IRQA	NB
IRQB	MiniPCI
IRQC	MiniPCI
IRQD	IRQH PCI-E

BUSMASTER	CHIP
REQ	
REQ0 / GNT0	
REQ1 / GNT1	
REQ2 / GNT2	Mini PCI(Wireless LAN)
REQ3 / GNT3	
REQ4 / GNT4	

IRQ Channel	Description
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Casacde)
IRQ3	LAN / MODEM
IRQ4	Serial Port
IRQ5	AUDIO / VGA / USB
IRQ6	FLOPPY DISK
IRQ7	LPT
IRQ8	RTC
IRQ9	ACPI
IRQ10	FIR (Disable by default) (MODEM/LAN)
IRQ11	Cardbus
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM

DMA Channel	Device
DMA0	FIR (disable by default) (MODEM / LAN)
DMA1	ECP
DMA2	FLOPPY DISK
DMA3	AUDIO
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

3. Block Diagram :



4. Net name Description :

Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
5VDDA	5.0V always on power rail by DCON or PSUSC0
3VDDA	3.3V always on power rail by DCON or PSUSC0
3VDDS	3.3V power rail
5VDDS	5.0V power rail
3VDDM	3.3V switched power rail
5VDDM	5.0V switched power rail
Vcore_CPU	Core Voltage for CPU

VCCP	1.05V for AGTL+ Termination Voltage
1.8VDDM	1.8V for CPU PLL Voltage
DDR 0.9VDDM	0.9V DDR Termination Voltage
1.5VDDM	1.5V switched power rail
1.5VDDS	1.5V power rail
1.5VDDA	1.5V always on power rail
2.5VDDS	2.5V power rail for DDR

Part Naming Conventions

C	= Capacitor
CN	= Connector
D	= Diode
F	= Fuse
L	= Inductor
Q	= Transistor
R	= Resistor
RP	= Resistor Pack
U	= ICs
Y	= Crystal and Osc

Net Name Suffix



0	= Active Low signal
---	---------------------

Signal Conditioning

D	= Damped (by a resistor)
Q	= Isolated (by a Q-switch)
L	= Filtered (by an inductor or bead)

5.Board Stack up Description


PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer (AGTL, CLOCK, DDR)
Layer 4		Stripline Layer (Analog, LVDS, other)
Layer 5		Power Plane
Layer 6		Solder Side, Microstrip signal Layer


6.Schematic modify Item and History :

7. power on & off & S3 Sequence :


Power On Sequencing Timing Diagram



BATTERY ONLY POWER ON TIMING



S3 SUSPEND AND RESUME TIMING



First International Computer, Inc.
2FL, NO. 300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

Title			VA250 < Yonah + VN896 + VT8237A >
Size	Document Number	Rev	
C		0.4	
Date	Sunday, December 10, 2006	Sheet	6 of 56

8. Layout Guideline :

Montara-GM DDR Layout Guidelines

Note that all length matching formulas are based on GMCH die-pad to SO-DIMM pin total length


DDR Signal Groups

Group	Signal Name
Clocks	SCK[5:0] SCK# [5:0]
Data	SDQ[71:0] SDQS[8:0] SDM[8:0]
Control	SCKE[3:0] SCS# [3:0]
Command	SMA[12:6,3:0] SBA[1:0] SRAS# SCAS# SWE#
CPC	SMA[5,4,2,1] SMAB[5,4,2,1]
Feedback	RCVENOUT# RCVENIN#

Length Matching Formulas


Signal Group	Minimum Length	Maximum Length
Control to Clock	Clock - 1.0"	Clock + 0.5"
Command to Clock	Clock - 1.0"	Clock + 2.0"
CPC to Clock	Clock - 1.0"	Clock + 0.5"
Strobe to Clock	Clock - 1.0"	Clock + 0.5"
Data to Strobe	Strobe - 25 mils	Strobe + 25 mils

Clock Signals Topologies and Routing Guidelines



7 mil trace, 4 mil pair space
Clock length tolerance within the pair : +/- 10 mil
Clock to Clock Length Matching : +/- 25 mils
Minimum Pair to Pair Spacing : 20 mils
Minimum Spacing to other Signals : 20 mils

Data Signals Topologies and Routing Guidelines




Minimum Spacing to Trace Width Ratio, SDQ/SDM : 2 to 1
Minimum Spacing to other Signals : 20 mils
SDQS : 3 to 1

Trace Length L1 : Min 0.5" , Max 3.75"
L2 : Max 0.75" , Max 1.0"
L3 : Min 0.25" , Max 1.0"
L4 : Max 1.0"

Length Matching : SDQS to SCK/SCK#
SDQS , SODIMM0 P1+L1+L2
SDQS , SODIMM1 P1+L1+L2+L3
Min : Clock - 1.0" , Max : Clock + 0.5"
SDQ/SDM to SDQS : +/- 25 mils


Control Signals Topologies and Routing Guidelines



Trace spacing to trace width ratio : 2 to 1
Minimum Spacing to other Signals : 20 mils
Trace Length L1 : Min 0.5" , Max 5.5"
L2 : Max 2.0"

Length Matching : CTRL(P1+L1) to SCK/SCK#
Min : Clock - 1.0" , Max : Clock + 0.5"


Command Signals Topologies and Routing Guidelines



Trace spacing to trace width ratio : 2 to 1
Minimum Spacing to other Signals : 20 mils
Trace Length L1 : Min 0.5" , Max 4.0"
L2 : Max 2.0"
L3 : Max 2.0"
L4 : Max 1.0"

Length Matching : CMD to SCK/SCK#
CMD , SODIMM0 P1+L1+L2
CMD , SODIMM1 P1+L1+L3
Min : Clock - 1.0" , Max : Clock + 2.0"

CPC Signals Topologies and Routing Guidelines



Trace spacing to trace width ratio : 2 to 1
Minimum Spacing to other Signals : 20 mils
Trace Length L1 : Min 0.5" , Max 5.5"
L2 : Max 2.0"

Length Matching : CPC(P1+L1) to SCK/SCK#
Min : Clock - 1.0" , Max : Clock + 0.5"

CLOCKS	LENGTH	TRACE / SPACE	NOTES
HCLKCPU[1..0] HCLKNB[1..0] HCLKITP[1..0]	2" ~ 8"	5 / 20 mils (5 mil space between + & -)	1. Differentials pairs with the same length (within 10 mil) 2. CPU & NB trace mismatch within 450 mil
66MCLK_ICH 66MCLK_GMCH AGPCLK_ATI	4.5" ~ 9.0" MAX : 8.5"	5 / 20 mils	* 66MCLK_ICH & AGPCLK_GMCH AGPCLK_ATI Length mismatch within 100 mils
PCLKICH PCLKCB PCLK1394 PCLKUSB20 PCLKOP PCLKFWH PCLKSIO PCLKLAN	4.5"~9.0"	5 / 20 mils	1. Making PCI length with minimum various 2. Max skew = 1ns
14MCLK_SIO 14MCLK_ICH 14MCLK_AC97	4.5"~9.0"	5 / 10 mils	
48MCLK_ICH 48MCLK_CB	3.5" ~ 12.5"	5 / 20 mils	



SDQ/SDM to SDQS Mapping

Signal	Mask	Relative To	Mismatching
SDQ[7..0]	SDM[0]	SDQS[0]	+/- 25 mil
SDQ[15..8]	SDM[1]	SDQS[1]	+/- 25 mil
SDQ[23..16]	SDM[2]	SDQS[2]	+/- 25 mil
SDQ[31..24]	SDM[3]	SDQS[3]	+/- 25 mil
SDQ[39..32]	SDM[4]	SDQS[4]	+/- 25 mil
SDQ[56..40]	SDM[5]	SDQS[5]	+/- 25 mil
SDQ[55..48]	SDM[6]	SDQS[6]	+/- 25 mil
SDQ[63..56]	SDM[7]	SDQS[7]	+/- 25 mil
SDQ[71..64]	SDM[8]	SDQS[8]	+/- 25 mil




First International Computer, Inc.
2FL NO.300 Yang Guang St. NeiHu
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751

Title VA250 < Yonah + VN896 + VT8237A >		
Size C	Document Number C	Rev 0.4
Date Sunday, December 10, 2006	Sheet 7	of 56




Topology : FERR#




L1	L2	Rtt	Transmission Line
0.5" - 12"	0" - 3.0"	56 +/-5%	Micro-strip
0.5" - 12"	0" - 3.0"	56 +/-5%	Strip-line

Topology : PWRGOOD



L1	L2	L3	L4	Rtt	Transmission Line
0.5" - 6.5"	0.5" - 6.5"	0" - 3.0"	0" - 3.0"	70 +/-5%	Micro-strip
0.5" - 6.5"	0.5" - 6.5"	0" - 3.0"	0" - 3.0"	70 +/-5%	Strip-line


Topology : CPUSLP#




Topology : INTR, NMI, A20M#, DPSLP#, IGNE#, INIT#, SMI#, SPCCLK#



Topology : RESET#



Topology : THERMTRIP#



L1	L2	L1+L3	L3	L4	Rss	Rtt	Transmission Line
1" - 12"	1" - 6"	1" - 12"	0" - 3.0"	0" - 3.0"	24 +/-5%	56 +/-5%	Micro-strip
1" - 12"	1" - 6"	1" - 12"	0" - 3.0"	0" - 3.0"	24 +/-5%	56 +/-5%	Strip-line

FSB Common Clock Signal Layout Guide :

Signal Name	Transmission Line Type	Total Trace Length	Normal Impedance	Spacing (mils)
DATA# [15..0], DIN#0	Strip-line (Int. Layer)	1.0 - 6.5 inch	55 +/-15%	4 & 8 mils
DATA# [31..16], DIN#1	Micro-strip (Ext. Layer)	1.0 - 6.5 inch	55 +/-15%	5 & 10 mils

FSB Source Synchronous Data Length Variation and Strobe Matching Requirements :

Signal Name	Signals Matching	Strobes associated with the group	Strobe-to-Strobe Complement Matching
DATA# [15..0], DIN#0	+/- 100 mils	DSTBP0#, DSTBN0#	+/- 25 mils
DATA# [31..16], DIN#1	+/- 100 mils	DSTBP1#, DSTBN1#	+/- 25 mils
DATA# [47..32], DIN#2	+/- 100 mils	DSTBP2#, DSTBN2#	+/- 25 mils
DATA# [63..48], DIN#3	+/- 100 mils	DSTBP3#, DSTBN3#	+/- 25 mils

FSB Source Synchronous Data Signal Routing Topology#1 :

Signal Name	Transmission Line Type	Total Trace Length	Normal Impedance	Width & Spacing (mils)
DIN# [3..0]	Strip-line	0.5 - 5.5 inch	55 +/-15%	4 & 8 mils
DATA# [63..0]	Strip-line	0.5 - 5.5 inch	55 +/-15%	4 & 8 mils
DSTBN# [3..0]	Strip-line	0.5 - 5.5 inch	55 +/-15%	4 & 12 mils
DSTBP# [3..0]	Strip-line	0.5 - 5.5 inch	55 +/-15%	4 & 12 mils

FSB Source Synchronous Address Length Variation and Strobe Matching Requirements :

Signal Name	Signals Matching	Strobes associated with the group	Strobe to Assoc. Address Signal Matching
A# [16..3], REQ# [4..0]	+/- 200 mils	ADSTB0#	+/- 200 mils
A# [31..17]	+/- 200 mils	ADSTB1#	+/- 200 mils

*** No length matching requirements exist between ADSTB0# and ADSTB1#


FSB Source Synchronous Address Signal Routing :

Signal Name	Transmission Line Type	Total Trace Length	Normal Impedance	Width & Spacing (mils)
Address# [31..3]	Strip-line	0.5 - 6.5 inch	55 +/-15%	4 & 8 mils
REQ# [4..0]	Strip-line	0.5 - 6.5 inch	55 +/-15%	4 & 8 mils
ADSTB# [1..0]	Strip-line	0.5 - 6.5 inch	55 +/-15%	4 & 8 mils

Comp0,2 connect with Zo=27.4ohm, make trace length shorter than 0.5" and width is 18mils.
Comp1,3 connect with Zo=55ohm, make trace length shorter than 0.5" and width is 5mils



Place these inside socket cavity on L8
(North side secondary)





Place these inside socket cavity on L8
(South side secondary)



Route VCCSENSE and VSSSENSE traces at 27.4 ohms with 50mil spacing. Place PU and PD within 1 inch of CPU

THERMAL SENSOR






Clock Latout Guideline


CLOCKS	LENGTH	TRACE / SPACE	NOTES
HOST Clock			
CPU_BCLK[1..0] MCH_BCLK[1..0] ITP_BCLK[1..0]	2" ~ 8"	5 / 20 mils (5 mil space between 1 & 0)	1. Differentials pairs with the same length (within 10 mil) 2. CPU & NB trace mismatch within 20 mil
CLK66 Clock			
CLK_ICH66 CLK_MCH66 CLK_AGP	4.5" ~ 9.0"	5 / 20 mils MAX : 8.5"	Length mismatch within 100 mils
CLK33 Clock			
CLK_ICHPCI CLK_SIOPCI CLK_FWHPCI	4.5" ~ 9.0"	5 / 20 mils	Length same as CLK66 Clock Length mismatch within 100mils
PCI Clock			
CLK_MINIPCI CLK_1394PCI CLK_PMU08PCI CLK_CBPCI	4.5"~9.0"	5 / 20 mils	1. Making PCI length with minimum various 2. Length Require CLK33-2.5" 3. Length mismatch +/- 2.0"
CLK14 Clock			
CLK_SIO14 CLK_ICH14 CLK_TV14	2.0"~9.0"	5 / 20 mils	1. Length mismatch +/- 500 mils
CLK_ICH48 CLK_MCH48	3.5" ~ 12.5"	5 / 20 mils	

- Clock Layout :
1. Close to Clock generator
 2. Trace as short as possible and use 12 mil
 3. Place crystal within 500 mils of CLK Generator



FS4	FS3	FS2	FS1	FS0	CPU	AGP	PCI	REF
0	0	0	0	0	266.00M	66.67M	33.33M	14.318M
0	0	0	0	1	133.00M	66.67M	33.33M	14.318M
0	0	0	1	0	200.00M	66.67M	33.33M	14.318M
0	0	0	1	1	166.67M	66.67M	33.33M	14.318M
0	0	1	0	0	333.33M	66.67M	33.33M	14.318M
0	0	1	0	1	100.00M	66.67M	33.33M	14.318M
0	0	1	1	0	400.00M	66.67M	33.33M	14.318M
0	0	1	1	1	200.00M	66.67M	33.33M	14.318M



CLK14M_SB	C732	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK14M_GU1	C729	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK48M_SB	C230	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK66M_NB	C697	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK66M_SB	C698	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK33M_MINI	C231	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK33M_EC	C239	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK33M_API_C	C237	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR (NU)
CLK33M_KBC	C235	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK33M_FWH	C234	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CPU_BCLK	C709	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CPU_BCLK0	C704	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
HCLKNB	C707	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
HCLKNB0	C708	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR




Change to 05-23728-01 library 2006.07.25 Modify




CLK14M_SB	C732	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK14M_GU1	C729	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK48M_SB	C230	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK66M_NB	C697	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK66M_SB	C698	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK33M_MINI	C231	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK33M_EC	C239	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK33M_API_C	C237	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR (NU)
CLK33M_KBC	C235	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CLK33M_FWH	C234	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CPU_BCLK	C709	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
CPU_BCLK0	C704	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
HCLKNB	C707	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR
HCLKNB0	C708	15pF 50V ±0.5pF -55 TO +125C SMT0402 NPO LR

Default 533
Only FS1 no 120K internal pull down
R1409, R221, R217, R214, R1410, (R742, R1411) should be very, very close to their lines.
Q118, Q105, Q117 needn't.


DDR CLOCK BUFFER



DDR Clock Buffer






Mount these capacitor 2006.0602 Modify





First International Computer, Inc.
2FL, INC 300, Yang Guang St., Neihu
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751


Title			VA250 < Yonah + VN896 + VT8237A >
Size	Document Number		Rev
	<clock buffer>		0.4
Date:	Sunday, December 10, 2006	Sheet	13 of 56





01-23694-01 for A1 version
01-23694-02 for A2 version
What's for A3 version?
2006.10.15




















SO DIMM 0





STRAPPING	PULL-UP	PULL-DOWN
FP_EDGE	Falling edge	Rising edge
FP_TYPE	MSB color mapping	LSB color mapping
FP_MODEL	18 bit	12 bit




First International Computer, Inc.
2FL, INC 300, Yang Guang St., Neihu
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751

VA250 < Yonah + VN896 + VT8237A >
Size C Document Number
<LVDS 1634AL>
Date: Sunday, December 10, 2006 Sheet 20 of 56

LVDS Interface

Signal	LENGTH	TRACE	SPACE	TRACE MUTCHING	Impedance	Note
LVDS	10" Cable MAX 16"	4 mils (stripline) 6 mils (microstrip)	20 mils (edge to edge) 20 mils (pair to pair) 20 mils (to non LVDS signal)	+/-20 mils (data to data) 20 mils mils (with a clock pair) X +/-20 mils (clock to clock)	100 ohms +/-15%	Breakout region from NB should be less than 500 mils



First International Computer, Inc.
2FL, INC 300 Yang Guang St, Neihu
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751

Title			VA250 < Yonah + VN896 + VT8237A >
Size	Document Number	Rev	
C	<LCD connector>	0.4	
Date	Sunday, December 10, 2006	Sheet	21 of 56

<11,24,26,29,32,34,35,36,37,41,42,48,52> 5VDDM

OPTIONAL ESD PROTECTION DIODES

(20mil)

<11,24,26,29,32,34,35,36,37,41,42,48,52> 5VDDM

FER-BEAD 600Ω±25% 100MHz±400mA SMT0805 MLB-20/1209-0600L-N2 MAG LAYERS LR

L1 20mil

F6 750mA 13.2V SMT1812 miniSMD075F-2 RAYCHEM LR

C6 0.1uF 16V 80-20% SMT0402 Y5V LR

C1 10uF 10V +80-20% SMT0805 Y5V LR

C2 0.1uF 16V 80-20% SMT0402 Y5V LR

Hope the total trace
of RGB_conn be no
longer than 230 mil
(TP on the trace, SR5
MAX 212 mil)

R_CONN

G_CONN

B_CONN

CON SUYIN DIP D-sub 15PIN reserved 070546FR015S211CU Lead-free & RoHS
20-25071-00

<16> HSYNC (10mil)

<10,11,12,16,17,18,19,20,21,23,24,25,26,29,36,37,38,41,42,45,46,48,52> 3VDDM

(10mil)

<16> VSYNC (10mil)

(10mil)

<10,11,12,16,17,18,19,20,21,23,24,25,26,29,36,37,38,41,42,45,46,48,52> 3VDDM

<16> VEDAT

<16> VECLK


CRT5V


First International Computer, Inc.
2FL, INC 300 Yang Guang St, Neihu
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751

Title **VA250 < Yonah + VN896 + VT8237A >**


Size C Document Number **<CRT connector>** Rev 0.4

Date: Sunday, December 10, 2006 Sheet 22 of 56





SB VREF=0.45



<8,13,20,23,24,26,36,45> 2.5VDDM

<17> VL_AD[7..0] <<

<16> VL_AD[15..8] <<

<8,13,20,23,24,26,36,45> 2.5VDDM

<17> VL_BE0 >>

<17> VL_UPCMD >>

<17> VL_UPSTB >>

<17> VL_DNSTB >>

<17> VL_DNSTB >>

<12> CLK6M_SB >>

<12> CLK6M_SB >>

<33,34,38> LPC_AD0 >>

<33,34,38> LPC_AD1 >>

<33,34,38> LPC_AD2 >>

<33,34,38> LPC_AD3 >>

<33,34,38> LPC_FRAME0 >>

<33,34,38> LPC_FRAME1 >>

<33,34,38> LPC_FRAME2 >>

<33,34,38> LPC_FRAME3 >>

<33,34,38> LPC_FRAME4 >>

<33,34,38> LPC_FRAME5 >>

<33,34,38> LPC_FRAME6 >>

<33,34,38> LPC_FRAME7 >>

<33,34,38> LPC_FRAME8 >>

<33,34,38> LPC_FRAME9 >>

<33,34,38> LPC_FRAME10 >>

<33,34,38> LPC_FRAME11 >>

<33,34,38> LPC_FRAME12 >>

<33,34,38> LPC_FRAME13 >>

<33,34,38> LPC_FRAME14 >>

<33,34,38> LPC_FRAME15 >>

<33,34,38> LPC_FRAME16 >>

<33,34,38> LPC_FRAME17 >>

<33,34,38> LPC_FRAME18 >>

<33,34,38> LPC_FRAME19 >>

<33,34,38> LPC_FRAME20 >>

<33,34,38> LPC_FRAME21 >>

<33,34,38> LPC_FRAME22 >>

<33,34,38> LPC_FRAME23 >>

<33,34,38> LPC_FRAME24 >>

100MHz 3000 25% SMT0603 HCB1608 KF-301T20 TAI-TECH LR

2.5VDDA <23,24,26,45>

100MHz 3000 25% SMT0603 HCB1608 KF-301T20 TAI-TECH LR

3VDDA <11,21,23,24,26,30,33,34,36,37,39,45,48>


100MHz 3000 25% SMT0603 HCB1608 KF-301T20 TAI-TECH LR

3VDDA <11,21,23,24,26,30,33,34,36,37,39,45,48>


(RP49 close to S/B)



SEED1 ==> MII Serial EEPROM
0 - USE Serial EEPROM(Default)
1 - Not Use Serial EEPROM



R1119 Close to SB.



Trace 8mil, space 24mil.

SB X1 SB X2

FREQ XTL 32.768KHz 12.5pF ±10ppm DT-26 KDS LR

10pF 50V 405pF SMT0603 LR

10pF 50V 405pF SMT0603 LR

10pF 50V 405pF SMT0603 LR

10pF 50V 405pF SMT0603 LR

10pF 50V 405pF SMT0603 LR

10pF 50V 405pF SMT0603 LR

10pF 50V 405pF SMT0603 LR

10pF 50V 405pF SMT0603 LR

10pF 50V 405pF SMT0603 LR

10pF 50V 405pF SMT0603 LR

12pf-12pf is the exact value in room temp idle

<10,11,12,16,17,18,19,20,21,22,23,24,26,29,36,37,38,41,42,45,46,48,52> 3VDDM



<8,13,20,23,24,26,36,45> 2.5VDDM

<8,13,20,23,24,26,36,45> 2.5VDDM

First International Computer, Inc.
2FL, INC 300, Yang Guang St, Naitu
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751


File: VA250 < Yonah + VN896 + VT8237A >
Size: C Document Number: <VT8237 V-Link> Rev: 0.4
Date: Sunday, December 10, 2006 Sheet: 25 of 56

CPU POWER OK CIRCUIT


**VR ON**

Reserve

SYSTEM POWER OK CIRCUIT



should use RK7002 or 2N7002LT1G(ON). need apply a PN.



DDM waveform is correct,
because of Q113, NU here?



	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1





First International Computer, Inc.
2FL, NO.390, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C
(886-2)8751-8751

Title		
VA250 < VIA VN896 + VT8237A >		
Size	Document Number	Rev
C	< Blank >	0.4
Date	Sunday, December 10, 2006	Sheet 27 of 56


RTC Discharge Circuit







MDC CNN



TYPE III MODEM / LAN CONNECTOR





SATA differential	stripline	20:4:7:4:20
SATA differential	microstripline	20:5:7:5:20
請包GROUND		



Title		VA250 < Yonah + VN896 + VT8237A >	
Size C	Document Number <IDE connector>	Rev 0.	
Date:	Sunday, December 10, 2006	Sheet	32 of 56


PMU08


CLOSE TO PIN 1 OF PMU08

ATTENTION





IT IS POSSIBLE TO CUT THE PATTERN OF PIN78 AND PIN79

GPIOA0-A7-----INPUT
GPIOB0-B6-----INPUT
GPIOB7-----OUTPUT
GPIOC0-C2-----INPUT
GPIOC2-C3-----OUTPUT







INT KB CNN




Power Switch




switch board con ID2




switch board con ID3




<15,17,18,19,45,47> 1.8VDD5_DIMM




<15,17,18,19,45,47> 1.8VDD5_DIMM




<15,17,18,19,45,47> 1.8VDD5_DIMM




<15,17,18,19,45,47> 1.8VDD5_DIMM



<15,17,18,19,45,47> 1.8VDD5_DIMM




<11,22,24,26,29,32,34,35,37,41,42,48,52> 5VDDM <10,31,34,37,45,46,47,48> 5VDDA <8,13,20,23,24,25,26,45> 2.5VDDM




EMI add 2006.1015

EMI solution 2006.0627


<18,47> DDR_0.9VDDM




<18,47> DDR_0.9VDDM




<18,47> DDR_0.9VDDM




<18,47> DDR_0.9VDDM



<18,47> DDR_0.9VDDM




<18,47> DDR_0.9VDDM





EMI solution 2006.0627


<10,11,12,16,17,18,19,20,21,22,23,24,25,26,29,37,38,41,42,45,46,48,52> 3VDDM



<11,21,23,24,25,26,28,30,33,34,37,39,45,48> 3VDDA



<11,21,23,24,25,26,28,30,33,34,37,39,45,48> 3VDDA



<10,11,12,16,17,18,19,20,21,22,23,24,25,26,29,37,38,41,42,45,46,48,52> 3VDDM




<11,21,23,24,25,26,28,30,33,34,37,39,45,48> 3VDD5



<11,22,24,26,29,32,34,35,37,41,42,48,52> 6VDDM




<15,17,18,19,45,47> 1.8VDD5_DIMM




BOM must mount 2006.0602 Modify

<10,46,47,48,49,50,52> DCIN




<9,10,33> VCORE_CPU



<8,13,20,23,24,25,26,45> 2.5VDDM




BOM must mount 2006.0602 Modify




First International Computer, Inc.
2FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751

Title			
VA250 < Yonah + VN896 + VT8237A >			
Size	Document Number		Rev
C	<BLANK>		0.
Date:	Sunday, December 10, 2006	Sheet	36 of 56



DIP SWITCH



LID Switch




LED indicator control logic





from KBC

4M FLASH ROM






```
20-10161-00 SOCKET
03-10262-04 LPC BIOSic winbond
```

RESUME
RESET




PCI RESET & PCI NON RESET








COUPON4X2




9/26 Change not connect to GND


First International Computer, Inc.
2FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

Title			
VA250 < Yonah + VN896 + VT8237A >			
Size	Document Number		Rev
C	<OVP CKT>		0.
Date:	Sunday, December 10, 2006	Sheet	40 of 56







2006.7.6 Cancel Audio CONN




VA250 Power Block




1.5VDDA 0.5A



1.8VDDM 1.5A




2.5VDDM




Does Q113 need NU here?


2.5VDDA 0.5A




1.5VDDM




VCCP







5VDDA/S/M, 3VDDA/S/M




5VDDS/5VDDM




3VDDS/3VDDM







ADPIN



DCIN



BATIN



Charger

52.63W

60.04W

1.71A, 284mA

299mA

NU

CHGREF

CHGAGND

CHGSEL

CHG_V_SEL

CHGOUT1

CHGOUT2

CHGOUT3

CHGOUT4

CHGOUT5

CHGOUT6

CHGOUT7

CHGOUT8

CHGOUT9

CHGOUT10

CHGOUT11

CHGOUT12

CHGOUT13

CHGOUT14

CHGOUT15

CHGOUT16

CHGOUT17

CHGOUT18

CHGOUT19

CHGOUT20

CHGOUT21

CHGOUT22

CHGOUT23

CHGOUT24

CHGOUT25

CHGOUT26

CHGOUT27

CHGOUT28

CHGOUT29

CHGOUT30

CHGOUT31

CHGOUT32

CHGOUT33

CHGOUT34

CHGOUT35

CHGOUT36

CHGOUT37

CHGOUT38

CHGOUT39

CHGOUT40

CHGOUT41

CHGOUT42

CHGOUT43

CHGOUT44

CHGOUT45

CHGOUT46

CHGOUT47

CHGOUT48

CHGOUT49

CHGOUT50

CHGOUT51

CHGOUT52

CHGOUT53

CHGOUT54

CHGOUT55

CHGOUT56

CHGOUT57

CHGOUT58

CHGOUT59

CHGOUT60

CHGOUT61

CHGOUT62

CHGOUT63

CHGOUT64

CHGOUT65

CHGOUT66

CHGOUT67

CHGOUT68

CHGOUT69

CHGOUT70

CHGOUT71

CHGOUT72

CHGOUT73

CHGOUT74

CHGOUT75

CHGOUT76

CHGOUT77

CHGOUT78

CHGOUT79

CHGOUT80

CHGOUT81

CHGOUT82

CHGOUT83

CHGOUT84

CHGOUT85

CHGOUT86

CHGOUT87

CHGOUT88

CHGOUT89

CHGOUT90

CHGOUT91

CHGOUT92

CHGOUT93

CHGOUT94

CHGOUT95

CHGOUT96

CHGOUT97

CHGOUT98

CHGOUT99

CHGOUT100

CHGOUT101

CHGOUT102

CHGOUT103

CHGOUT104

CHGOUT105

CHGOUT106

CHGOUT107

CHGOUT108

CHGOUT109

CHGOUT110

CHGOUT111

CHGOUT112

CHGOUT113

CHGOUT114

CHGOUT115

CHGOUT116

CHGOUT117

CHGOUT118

CHGOUT119

CHGOUT120

CHGOUT121

CHGOUT122

CHGOUT123

CHGOUT124

CHGOUT125

CHGOUT126

CHGOUT127

CHGOUT128

CHGOUT129

CHGOUT130

CHGOUT131

CHGOUT132

CHGOUT133

CHGOUT134

CHGOUT135

CHGOUT136

CHGOUT137

CHGOUT138

CHGOUT139

CHGOUT140

CHGOUT141

CHGOUT142

CHGOUT143

CHGOUT144

CHGOUT145

CHGOUT146

CHGOUT147

CHGOUT148

CHGOUT149

CHGOUT150

CHGOUT151

CHGOUT152

CHGOUT153

CHGOUT154

CHGOUT155

CHGOUT156

CHGOUT157

CHGOUT158

CHGOUT159

CHGOUT160

CHGOUT161

CHGOUT162

CHGOUT163

CHGOUT164

CHGOUT165

CHGOUT166

CHGOUT167

CHGOUT168

CHGOUT169

CHGOUT170

CHGOUT171

CHGOUT172

CHGOUT173

CHGOUT174

CHGOUT175

CHGOUT176

CHGOUT177

CHGOUT178

CHGOUT179

CHGOUT180

CHGOUT181

CHGOUT182

CHGOUT183

CHGOUT184

CHGOUT185

CHGOUT186

CHGOUT187

CHGOUT188

CHGOUT189

CHGOUT190

CHGOUT191

CHGOUT192

CHGOUT193

CHGOUT194

CHGOUT195

CHGOUT196

CHGOUT197

CHGOUT198

CHGOUT199

CHGOUT200

CHGOUT201

CHGOUT202

CHGOUT203

CHGOUT204

CHGOUT205

CHGOUT206

CHGOUT207

CHGOUT208

CHGOUT209

CHGOUT210

CHGOUT211

CHGOUT212

CHGOUT213

CHGOUT214

CHGOUT215

CHGOUT216

CHGOUT217

CHGOUT218

CHGOUT219

CHGOUT220

CHGOUT221

CHGOUT222

CHGOUT223

CHGOUT224

CHGOUT225

CHGOUT226

CHGOUT227

CHGOUT228

CHGOUT229

CHGOUT230

CHGOUT231

CHGOUT232

CHGOUT233

CHGOUT234

CHGOUT235

CHGOUT236

CHGOUT237

CHGOUT238

CHGOUT239

CHGOUT240

CHGOUT241

CHGOUT242

CHGOUT243

CHGOUT244

CHGOUT245

CHGOUT246

CHGOUT247

CHGOUT248

CHGOUT249

CHGOUT250

CHGOUT251

CHGOUT252

CHGOUT253

CHGOUT254

CHGOUT255

CHGOUT256

CHGOUT257

CHGOUT258

CHGOUT259

CHGOUT260

CHGOUT261

CHGOUT262

CHGOUT263

CHGOUT264

CHGOUT265

CHGOUT266

CHGOUT267

CHGOUT268

CHGOUT269

CHGOUT270

CHGOUT271

CHGOUT272

CHGOUT273

CHGOUT274

CHGOUT275

CHGOUT276

CHGOUT277

CHGOUT278

CHGOUT279

CHGOUT280

CHGOUT281

CHGOUT282

CHGOUT283

CHGOUT284

CHGOUT285

CHGOUT286

CHGOUT287

CHGOUT288

CHGOUT289

CHGOUT290

CHGOUT291

CHGOUT292

CHGOUT293

CHGOUT294

CHGOUT295

CHGOUT296

CHGOUT297

CHGOUT298

CHGOUT299

CHGOUT300

CHGOUT301

CHGOUT302

CHGOUT303

CHGOUT304

CHGOUT305

CHGOUT306

CHGOUT307

CHGOUT308

CHGOUT309

CHGOUT310

CHGOUT311

CHGOUT312

CHGOUT313

CHGOUT314

CHGOUT315

CHGOUT316

CHGOUT317

CHGOUT318

CHGOUT319

CHGOUT320

CHGOUT321

CHGOUT322

CHGOUT323

CHGOUT324

CHGOUT325

CHGOUT326

CHGOUT327

CHGOUT328

CHGOUT329

CHGOUT330

CHGOUT331

CHGOUT332

CHGOUT333

CHGOUT334

CHGOUT335

CHGOUT336

CHGOUT337

CHGOUT338

CHGOUT339

CHGOUT340

CHGOUT341

CHGOUT342


CHGOUT343



CHGOUT344







CHG


Charger

Inverter Connector









First International Computer, Inc.
2FL, NO.390, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

Title					VA250 < Yonah + VN896 + VT8237A >					
Size		Document Number				Rev				
C		<update list>				0.4				
Date:		Sunday, December 10, 2006			Sheet		55		of 56	

