

TIGA Main Board Rev.04

Index System Block

PAGE	CONTENTS	PAGE	CONTENTS	PAGE	CONTENTS
01	TOP PAGE	21	SMBus	41	CN for BAY/Audio
02	BLOCK DIAGRAM	22	FWH/Buffer	42	CN 4in1-USB
03	EMI/BypassCAP/TestPAD	23	SATA to PATA	43	CN PWR1
04	PLL	24	Int-Mic AMP	44	TPM
05	CPU-1 (FSB)	25	Level Shift Buffer	45	Power/LED Drive (LCD)
06	CPU-2 (POW)	26	Status LED Signal1		
07	CPU CAP	27	Status LED Signal2		
08	CPU PU/etc	28	CRT		
09	GMCH-1(FSB/DMI)	29	S-out		
10	GMCH-2 (VGA/etc)	30	BENN1		
11	GMCH-3 (DDR2)	31	BENN2		
12	GMCH-4 (POW1)	32	RESET IC		
13	GMCH-5 (POW2)	33	CN FS_TP-SPK		
14	DDR2 SLOT0	34	CN Keyboard		
15	DDR2 SLOT1	35	CN VGA/S-out		
16	DDR2 REF/TERM	36	CN HDD(PATA)		
17	ICH-1(CPU/DMI/PCI/USB)	37	CN LCD INV		
18	ICH-2 (SATA/PATA/AC97)	38	CN APPLI ST-LED		
19	ICH-3 (POW)	39	CN for PCMCIA		
20	ICH-4 (PU/CAP/PCI-PU)	40	CN DOCK		

Revision History

Rev	Date	Description
01	2005.08.30	Official Release.
02	2005.10.07	Change P24,28. ECO No. F0205A14919.
03	2005.10.11	Change P12. ECO No. F0205A15271.
04	2005.12.02	Change P10,17,50,51,56. ECO No. F0205A18869.
05	2005.12.12	Change P4-6,12,22,23,38,44. ECO No. F0205A19559.
06	2006.03.14	Change P23. ECO No. F0206A04590.

Power Block

PAGE	CONTENTS
46	Power/TopPage
47	Power /DDC/CPU Core1
48	Power/DDC/CPU Core2
49	Power/DDC/3.3V/1.8V
50	Power/DDC/1/05V/1.5V
51	Power/DDC/5V
52	Power/DDC/Charger
53	Power/DDC/0.9VTerm
54	Power/LDO/System
55	Power/LDO/PMU
56	Power/Node/DCIn
57	Power/Node/Battery
58	Power/Node/PWR_1
59	Power/Node/Switch
60	Power/PMU/LUNA1 (PMU)
61	Power/PMU/LUNA2 (EC)
62	Power/PMU/VolMeter
63	Power/PMU/Scont
64	Power/PMUEtc1
65	Power_SEQUENCE
66	TEST PAD

System resource assign

Port#	Device
USB0	System #1
USB1	System #2
USB2	System #3
USB3	Bay
USB4	Finger-Print
USB5	P-R (to USB Hub)
USB6	Reserve(TP)
USB7	BlueTooth

PCIINT#	Device
INT#0	PCIC USB#1 / IDE
INT#1	PCIC SMBus/AC-97
INT#2	Mini-PCI USB#3
INT#3	Mini-PCI USB#2
INT#4	On Board LAN
INT#5	UNUSED
INT#6	Unused
INT#7	Unused

SMBCNT[2:0]	Device
0,0,0	uDIMM0,THRM
0,0,1	PMU
0,1,0	PLL
0,1,1	uDIMM1,THRM

PCI REQ#/GNT#	Device
REQ#0	PCMCIA
REQ#1	UNUSED
REQ#2	Unused
REQ#3	On Board LAN
REQ#4	Mini PCI
REQ#5	Unused

PCI BUS #1	IDSEL	Dev.ID	Device
AD16	00h		
AD17	01h		
AD18	02h		
AD19	03h	PCMCIA/IEEE1394	
AD20	04h	Internal LAN	
AD21	05h	miniPCI	
AD22	06h		
AD23	07h		

#05
Add and Correct Configuration

Main Board Model Configurations

Model	Destination	CPU	PR	Int. Mic	TPM	BT	TP	ODD	4in1
VB238AA	Overseas	Pentium-M 753 ULV	○	○	○	○	×	○	○
VB238AB	Overseas	Celeron-M 383 ULV	○	○	○	○	×	○	○
VB238AC	Japan Retail	Pentium-M 753 ULV	×	×	×	×	×	○	○
VB238AD	Japan Retail	Celeron-M 383 ULV	×	×	×	×	×	○	○
VB238AE	Overseas(FKL)	Celeron-M 383 ULV	×	×	×	○	×	○	○
VB238AF	Japan Customized	Pentium-M 753 ULV	×	×	○	×	○	×	×
VB238AG	Japan Retail	Pentium-M 773 ULV	×	×	×	×	×	○	○
VB238AH	Japan Retail	Celeron-M 383 ULV	×	×	×	×	×	○	○

Refernce drawings.


DWG#	Description
C1CP250060-XX	Schematics ; PC-CARD Board (VB238BA)
C1CP250079-XX	Schematics ; Audio Bay Board (VB238FA)
C1CP250077-XX	Schematics ; Fingerprint Sensor board (VB238EA)
C1CP254631-XX	Schematics ; 4in1 FPC (VB238XA)
C1CP250066-XX	Schematics ; Port Replicator Board (VB238CA)
A3CP254680-01	Hardware specification.

[TOP PAGE]

System block diagram

<http://hobi-elektronika.net>

FUJITSU CONFIDENTIAL Dolphin
External I/F



[BLOCK DIAGRAM]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	Draw. NO.	CUST.
						Tiga Main board	C1CP250040-X4	
						FUJITSU LTD.	2 / 66	



										TITLE TIGA Main board		
										DRAW. NO. C1CP250040-X4		CUST.
										REV.		
										DATE		
										DESIGN		
										CHECK		
										APPR.		
										DESCRIPTION		
										DATE		
										DESIGN		
										CHECK		
										APPR.		
										FUJITSU LTD.		SHEET 3 / 66


CK-410M Spec

FSA	FSB	FSC	Function
1	0	0	133MHz Host CLK
1	0	1	100MHz Host CLK
1	1	0	MHz Host CLK
1	1	1	MHz Host CLK

R1-R4, R8-R13, R17-R22の抵抗はM1の近傍に配置すること。
Place R1-R4, R8-R13, R17-R22 near PLL as possible.

※のパターン。また、各対のクロックライン同士の間隔(CLK_133_CPUx+/-# 間)は、信号線間インピーダンス100Ωで引くこと (9mil幅)。

Control the impedance of signals that "*" are marked are 55ohm. (the width is 4mil)
Control the impedance between the pair of clock (i.e. CLK_133_CPUx+/-) 100ohm. (the width is 9mil)



これらのコンデンサは、PLLの近傍に配置すること。
Place these capacitors near PLL.


バックライト制御をASICで行わなければ、14.318MHzをASICに供給しなくても平気

[PLL]


option pin	target	High	Low
SELSRC_LCDCLK#	17, 18pin	SRC0	LCDCCLK_SS
ITP_EN	35, 36pin	CPU_2_ITP	SRC6

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION

[Reference:Greek]	
TITLE Tiga Main board	
DRAW. NO. C1CP250040-X4	CUST.
FUJITSU LTD. SHEET 4 / 66	




										TITLE Tiga Main board		
										DRAW. NO. C1CP250040-X4		CUST.
REV1	DATE	DESIGN	CHECK	APPR.	DESCRIPTION							
DATE		DESIGN		CHECK		APPR.				FUJITSU LTD.		
			7			8				SHEET 5	66	





VID5	VID4	VID3	VID2	VID1	VID0	V
0	0	0	0	0	0	1.038
0	0	0	0	0	1	1.092
0	0	0	0	0	1	1.076
0	0	0	0	1	1	1.000
0	0	0	0	1	0	1.040
0	0	0	1	0	0	1.028
0	0	0	1	1	0	1.012
0	0	0	1	1	1	1.596
0	0	1	0	0	0	1.580
0	0	1	0	0	1	1.564
0	0	1	0	1	0	1.548
0	0	1	0	1	1	1.532
0	0	1	1	0	0	1.516
0	0	1	1	1	0	1.500
0	0	1	1	1	1	1.484
0	0	1	1	1	1	1.468
0	1	0	0	0	0	1.452
0	1	0	0	0	1	1.436
0	1	0	0	1	0	1.420
0	1	0	0	1	1	1.404
0	1	0	1	0	0	1.388
0	1	0	1	0	1	1.372
0	1	0	1	1	0	1.356
0	1	0	1	1	1	1.340
0	1	1	0	0	0	1.324
0	1	1	0	0	1	1.308
0	1	1	0	1	0	1.292
0	1	1	0	1	1	1.276
0	1	1	1	0	0	1.260
0	1	1	1	0	1	1.244
0	1	1	1	1	0	1.228
0	1	1	1	1	1	1.212
1	0	0	0	0	0	1.196
1	0	0	0	0	1	1.180
1	0	0	0	1	0	1.164
1	0	0	0	1	1	1.148
1	0	0	1	0	0	1.132
1	0	0	1	0	1	1.116
1	0	0	1	1	0	1.100
1	0	0	1	1	1	1.084
1	0	1	0	0	0	1.068
1	0	1	0	0	1	1.052
1	0	1	0	1	0	1.036
1	0	1	0	1	1	1.020
1	0	1	1	0	0	1.004
1	0	1	1	0	1	0.988
1	0	1	1	1	0	0.972
1	0	1	1	1	1	0.956
1	1	0	0	0	0	0.940
1	1	0	0	0	1	0.924
1	1	0	0	1	0	0.908
1	1	0	0	1	1	0.892
1	1	0	1	0	0	0.876
1	1	0	1	0	1	0.860
1	1	0	1	1	0	0.844
1	1	0	1	1	1	0.828
1	1	1	0	0	0	0.812
1	1	1	0	0	1	0.796
1	1	1	0	1	0	0.780
1	1	1	0	1	1	0.764
1	1	1	1	0	0	0.748
1	1	1	1	0	1	0.732
1	1	1	1	1	0	0.716
1	1	1	1	1	1	0.700



						TITLE	Tiga Main board	
						DRAW.	C1CP250040-X4	CUST.
REV.	DATE	DESIGN	CHECK	APPR.		DESCRIPTION		
DATE		DESIGN		CHECK		APPR.	FUJITSU LTD.	SHEET 7 / 66




電源からのノイズ影響と思われる要因でシヤットダウン障害が出たので、フルアツパ抵抗の抵抗値を上げている。



[CPU PU/etc.]

[Reference:Greek]


REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	Tiga Main board
NO.						DRAW. NO.	C1CP250040-X4
DATE		DESIGN	CHECK	APPR		CUST.	
						FUJITSU LTD.	SHEET 8 / 66



[GMCH-1 (FSB/DMI)]

REV				DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	Tiga Main board
REV				DATE	DESIGN	CHECK	APPR	DESCRIPTION	DRAW. NO.	C1C2P50040-X4
REV				DATE	DESIGN	CHECK	APPR	DESCRIPTION	CUST.	
REV				DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.	9 / 66

[Reference:Greek]




上記の部品は、GMCHから3inch以内に配置すること。

○の付いた信号は25mil以上の幅で配線し、左右と下をGND1で囲むこと。

GMCH Strapping Option

PIN	Function
CFG5	Low = DMI x 2 High = DMI x 4
CFG6	Low = DDR2 High = DDR1
CFG7 (CPU Strap)	Low = DT/Transportable CPU High = Mobile CPU
CFG9 (PEG Lane)	Low = Reverse Lane High = Normal operation
CFG[13:12] (XOR/ALL Z test straps)	00 = Reserved 01 = XOR Mode Enable 10 = All Z Mode Enabled 11 = Normal Operation
CFG16 (FSB Dynamic ODT)	Low = Dynamic ODT Disabled High = Dynamic ODT Enabled
CFG18 (VCC Select)	Low = 1.05V High = 1.5V
CFG19 (VTT Select)	Low = 1.05V High = 1.2V

CK410 BSEL Settings:
 00 = PSB533 (BSEL0=0, BSEL1=0)
 10 = PSB400 (BSEL0=1, BSEL1=0)
 11 = Reserved (BSEL0=1, BSEL1=1)



Layout Note:
Place these resistors close to GMCH


パターン優先で終端外しているけど、通常はあった方がよい。



GMCH-2 (VGA/etc.)



[Reference:Greek]




										TITLE TIGA Main board		
										DRAW. NO. C1CP250040-X4		CUST.
										REV. DATE DESIGN CHECK APPR. DESCRIPTION		
										DATE DATE DESIGN CHECK APPR.		
										FUJITSU LTD.		SHEET 11/66





[GMCH-5 (POW2)]

								[Reference:Greek]	
								TITLE Tiga Main board	
								DRAW. NO. C1CP250040-X4	
								CUST.	
								FUJITSU LTD.	
								SHEET 13 / 66	
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION				
DATE		DESIGN		CHECK		APPR			




※M37はDIMMの中央部の温度を
関知できるように配置すること。

[Reference:Pinon]

										TITLE Tiga Main board	
										DRAW. NO. C1CP250040-X4	
										CUST.	
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION					FUJITSU LTD.	SHEET 14 / 66
DATE		DESIGN		CHECK		APPR					

[DDR2 SLOT0]

右記の抵抗はREF_MEMの
スタブが最小になるように
配置すること。




[DDR2 SLOT1]

FGにはGND1を接続すること。

※M38はDIMMの中央部の温度を
関知できるように配置すること。

上記のコンデンサはメモリコネクタの近辺に配置し
電源ピンx1に対し、コンデンサx2を配置すること

						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	
						CUST.	
REV		DATE		DESIGN		CHECK	
						APPR.	
						DESCRIPTION	
DATE		DESIGN		CHECK		APPR.	
		7				8	
						9	
						FUJITSU LTD.	
						SHEET 15 / 66	




*本ページの集合部品はピンスワップおよび分解可能。
このため配線を最優先しピンスワップおよび分解を行うこと。

特に、アドレス部はモジュール間でのピン変更。集合部品の
分解および再集合が可能。

*本ページのパソコンは抵抗2つに対し1つ配置すること
(集合抵抗はx8, x4に対し、各々4つ, 2つ)

[DDR2 REF/TERM]

						[Reference:Greek]	
						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
						FUJITSU LTD.	
REV. DATE	DESIGN	CHECK	APPR	DESCRIPTION		SHEET 16 / 66	
DATE	DESIGN	CHECK	APPR				




[ICH-1 (CPU/DMI/PCI/USB)]

位置指定


[Reference:Greek]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	DRAW. NO.	CUST.
1	1/16	1	1	1	1	Tiga Main board	C1CP250040-X4	
1	1/16	1	1	1	1	FUJITSU LTD.	17/66	



[ICH-2 (SATA/PATA/AC97)]


						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR.	DESCRIPTION		
DATE		DESIGN		CHECK	APPR.	FUJITSU LTD.	SHEET 18 / 66
		7		8		9	



Place C251 near ICH6-M F21pin.

内蔵LD0使用時も必ずパソコンは置くこと。
(障害事例あり)

内蔵LDO使用時も必ずパスコンは置くこと。
(障害事例あり)













[Reference:Greek

[ICH-3 (POW)]

										TITLE Tiga Main board	
										DRAW. NO. C1CP250040-X4	
										CUST.	
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION					SHEET	
										19 / 66	
FUJITSU LTD.											




M7
ICH6-M



Those capacitors must close the M6 (GMCH)

[ICH PU,CAP/PCI PU]


						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
						FUJITSU LTD.	
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	SHEET 20 / 66	



[SMBus]

						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	
						CUST.	
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION		
DATE	DESIGN		CHECK	APPR.	FUJITSU LTD.		SHEET 21 / 66

#00(F0205A19859)
Mount R161 for
VB238AF.




Need to pull-down on subboard(Not connect directly to GND).

[Reference:Greek]



[FWH/TP]

						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR.	DESCRIPTION		
DATE		DESIGN	CHECK	APPR.	FUJITSU LTD.		
			7		8	9	SHEET 22 / 66






$f_c(\min)=72.3\text{Hz}(10\text{K},0.22\mu\text{F})$
 $f_c=15.9\text{KHz}(100\text{K},100\text{pF})$
 $f_c=72.3\text{Hz}(10\text{K},0.22\mu\text{F})$
 $G=20\text{dB}$



[Reference:POLTER]


Int-Mic AMP

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	Tiga Main board
NO.						DRAW. NO.	C1CP250040-X4
DATE		DESIGN	CHECK	APPR		CUST.	
						FUJITSU LTD.	24 / 66



[Level Shift Buffer]


						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.	
DATE		DESIGN		CHECK		APPR	SHEET 25 / 66




[Status LED Signal1]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE Tiga Main board
NO.	NO.	NO.	NO.	NO.	NO.	DRAW. NO. C1CP250040-X4 CUST.
DATE	DATE	DESIGN	CHECK	APPR	APPR	FUJITSU LTD. SHEET 26 / 66


カバークローズ時にSUS/RESスイッチをマスク
(リザーブはボトリ接続時は無効にするためのもの)



										TITLE: Tiga Main board		
										DRAW. NO. C1CP250040-X4		CUST.
										FUJITSU LTD.		SHEET 27 / 66
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION							
DATE		DESIGN	CHECK	APPR.								




○国内店頭モデル○
・以下の部品はリザーブ
M34,M35,C601-C603
・以下の部品はマウント
R557-R559














[S-out]

						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	
						CUST.	
REV	DATE	DESIGN	CHECK	APPR.	DESCRIPTION		
DATE		DESIGN	CHECK	APPR.	FUJITSU LTD.		
			7		8	9	
						SHEET 29 / 66	



[ASIC]



						[Reference:Greek]	
						TITLE TIGA Main board	
						DRAW. NO. C1CP250040-X4	
						CUST.	
						FUJITSU LTD.	
						SHEET 30 / 66	



SW_MODE[2,0]
000 : Security SW搭載
001 : APPLI -SW
搭載 (店頭モデル)
010 : TVボタン搭載
011 : SW無しモデル

[ASIC PU]

								[Reference:Greek]	
								TITLE Tiga Main board	
								DRAW. NO. C1CP250040-X4	CUST.
								FUJITSU LTD.	
								SHEET 31 / 66	
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION				
DATE		DESIGN		CHECK					





[RESET IC]

[Reference:Greek]

						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD. SHEET 32 / 66	
DATE		DESIGN		CHECK			


こっちにプルアップを置いておくと、LUNA側に5V引っ張らなくて良い



[CN FS_TP-SPK]


						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.	
DATE		DESIGN	CHECK		APPR	SHEET 33 / 66	

KeyBoard Connector




TPはコネクタからはなれた場所でもかまいません。
ただし、すべて同一面に搭載すること。

Keyboard Strap (N86C-7664-0203-E)
ID1: ID0 (KBC Side)
JP 1 1
US 1 0
UK 0 1




[CN Keyboard]

[Reference:Zest]						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
						FUJITSU LTD.	
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	SHEET 34 / 66	





[CN VGA/S-out]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE Tiga Main board
DATE	DESIGN	CHECK	APPR	DESCRIPTION	DRAW. NO. C1CP250040-X4	CUST.
					FUJITSU LTD.	SHEET 35 / 66





[CN HDD(PATA)]

						TITLE TIGA Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.	
DATE		DESIGN		CHECK		36	66



[CN LCD INV]

						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.	
DATE		DESIGN	CHECK	APPR		SHEET 37 / 66	




アプリボタンのESD対策

[Reference:Pumpkin]


[CN APPLI ST-LED]

						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.	
DATE	DESIGN	CHECK	APPR			SHEET 38 / 66	



[CN for PCMCIA]

REV				DATE				DESIGN				CHECK				APPR				DESCRIPTION				TITLE				DRAW. NO.				CUST.			
DATE				DESIGN				CHECK				APPR				DESCRIPTION				FUJITSU LTD.				SHEET				39 / 66							





[CN DOCK]

						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.	
DATE	DESIGN	CHECK	APPR			SHEET 40 / 66	




										TITLE Tiga Main board	
										DRAW NO. C1CP250040-X4	
										CUST	
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION						
DATE		DESIGN		CHECK						FUJITSU LTD.	
										SHEET 41/66	



										TITLE TIGA Main board		
										DRAW. NO. C1CP250040-X4		CUST.
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION					SHEET		
DATE		DESIGN	CHECK	APPR.						42	66	

※CN23はD51,D52近傍に配置すること



内層パターン補強用で用意(製品未使用)

[CN PWR1]

						TITLE T1ga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.	
DATE		DESIGN	CHECK	APPR		43	66


TPM Configuration

	High	Low
TPM_BADDR	4E/4Fh	2E/2Fh
TPM_BACCESS	Physical Presence ON	Physical Presence OFF

#05(F0205A19559)
Mount all parts of this page for VB238AF.

位置指定

クリアパッドは
メモリモジュールの蓋をあけた際見える場所に実装のこと



[Reference:Emilia3]


[TPM]

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	Draw. NO.	CUST.
						Tiga Main board	C1CP250040-X4	
DATE		DESIGN	CHECK	APPR		FUJITSU LTD.	44	66



Tiga Power

Power Tree 2005/03/11




Power Contents

Contents		Page
DC to DC Converter	CPUCore1	47
	CPUCore2	48
	1.05VMain/1.8VSus	49
	3VStd/1.5VMain	50
	5VSus	51
	Charger	52
		52
Regulator	LDO_0.9VTerm	53
	LDO_SYSTEM	54
	LDO_PMU	55
PowerLine	DCIn	56
	Battery	57
	PWR_1	58
	Switch	59
PowerManagement	LUNA1	60
	LUNA2	61
	VolMeter	62
	Scont	63
	Etc	64
Power Sequence		65
Testpad		66

Power/ TopPage


REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE Tiga Main board	DRAW. NO. C1CP250040-X4	CUST.
DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.	SHEET 46 / 66		





Power/ DDC/ CPUCore2

										TITLE Tiga Main board					
										DRAW. NO. C1CP250040-X4			CUST.		
REV	DATE	DESIGN		CHECK		APPR.	DESCRIPTION								
DATE		DESIGN		CHECK		APPR.	FUJITSU LTD.								
												SHEET 48 / 66			



Power/ DDC/ 1.05VMMAIN, 1.8VSus


TITLE Tiga Main board							
DRAW. NO. C1CP250040-X4 CUST.							
FUJITSU LTD. SHEET 49 / 66							
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION		
1		DESIGN	CHECK				

3.3V / 3.5A
Typ. 3.267V PWR_3VSTD



					TITLE	Tiga Main board						
					DRAW.	C1CP250040-X4						
					NO.	CUST.						
REV.	DATE	DESIGN	CHECK	APPR.	DESCRIPTION							
6	DATE	DESIGN	7	CHECK	APPR.	FUJITSU LTD.					SHEET 50 / 66	


#04(F0205A18869)
C443 : CAJ02-P0J3300M -> CAT35-P0J3300M(for RoHS).



Power/ DDC/ 5VSUS

REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	Tiga Main board
DATE	DESIGN	CHECK	APPR	DESCRIPTION	DRAW. NO.	C1CP250040-X4	CUST.
						FUJITSU LTD.	SHEET 51/66







Power/ DDC/ 1.25VSus

						TITLE TIGA Main board		
						DRAW. NO. C1CP250040-X4		CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.		SHEET 53 / 66
DATE		DESIGN	CHECK		APPR			

2.5V 0.15A





1.8V 0.1A



Power/ LDO/ System




						TITLE Tiga Main board		
						DRAW. NO. C1CP250040-X4		CUST.
REV.	DATE	DESIGN	CHECK	APPR.		DESCRIPTION		
DATE		DESIGN	CHECK			APPR.		
						FUJITSU LTD.		SHEET 54 / 66





Power/ Node/ DCIn

						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.	
DATE		DESIGN		CHECK		APPR	SHEET 56 / 66



Power/ Node/ Battery

TITLE Tiga Main board							
DRAW. NO. C1CP250040-X4 CUST.							
FUJITSU LTD. SHEET 57 / 66							
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION		
1							
2							
3							
4							
5							
6							
7							
8							
9							



						TITLE	Tiga Main board	
						DRAW.	C1CP250040-X4	CUST.
REV.	DATE	DESIGN	CHECK	APPR.		DESCRIPTION		
DATE		DESIGN	CHECK	APPR.		FUJITSU LTD.	SHEET	58 / 66

3.3V 2.0A

3.3V 2.0A







3.3V 1.0A

5.0V 0.5A

1.8V 0.1A


3.3V 1A

Power/ Node/ Switc




REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	TITLE	Tiga Main board
NO.						DRAW. NO.	C1CP250040-X4
DATE		DESIGN	CHECK	APPR		CUST.	
						FUJITSU LTD.	SHEET 59 / 66

本クロックはノイズに弱いため
上下層に高速な信号が走らないように
配線すること





Power/ PMU/ LUNA1

						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR.	DESCRIPTION	FUJITSU LTD.	
DATE		DESIGN	CHECK	APPR.		SHEET 60 / 66	
			7		8	9	



Power/ PMU/ LUNA2

										TITLE: Tiga Main board	
										DRAW NO. C1CP250040-X4	
										CUST.	
REV.		DATE		DESIGN		CHECK		APPR.		DESCRIPTION	
DATE		DESIGN		CHECK		APPR.				FUJITSU LTD.	
6		7		7		8		9		SHEET 1 / 66	




Power/ PMU/ VolMeter

						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.	
DATE		DESIGN	CHECK	APPR		SHEET 62 / 66	




						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	
						CUST.	
REV	DATE	DESIGN	CHECK	APPR.	DESCRIPTION		
DATE		DESIGN		CHECK		APPR.	
6				7		8	9
						FUJITSU LTD.	
						SHEET 63 / 66	



Power/ PMU/ Etc1


						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.	
DATE		DESIGN	CHECK	APPR		SHEET 64 / 66	



BENN内蔵回路とDDコンのOK信号等で代替によりシンプル化

POWER_SEQUENCE

						TITLE T1ga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD.	
DATE		DESIGN	CHECK	APPR		SHEET 65 / 66	



[TestPad]

						TITLE Tiga Main board	
						DRAW. NO. C1CP250040-X4	CUST.
REV	DATE	DESIGN	CHECK	APPR	DESCRIPTION	FUJITSU LTD. SHEET 66 / 66	
DATE		DESIGN		CHECK			