

Model : P71EN0

Mobile Dothan with INTEL 915PM / ICH6-M Chipset

Revision History		
A	10/2004	ORIGINAL RELEASE
B	1/2005	REV.B RELEASE


PG01 INDEX
PG02 SYSTEM BLOCK DIAGRAM
PG03 POWER DIAGRAM & SEQUENCE
PG04 GPIO & POWER CONSUMPTION
PG05 CPU Banias/Dothan-1/2
PG06 CPU Banias/Dothan-2/2
PG07 CLOCK GEN ICS954127
PG08 NB_Alviso Host-1/5
PG09 NB_DDRCLK_VGA_PCIEXPR-2/5
PG10 NB_DDR_MEM SYSTEM-3/5
PG11 NB POWER-4/5
PG12 NB VSS_NCTF-5/5
PG13 DDR2 CHANNELA,B
PG14 DDR2 Terminate
PG15 PWR S/W& LCD/INVERTOR/CRT/TV
PG16 AC IN
PG17 SB ICH-6M-1/3
PG18 SB ICH-6M-2/3
PG19 SB ICH-6M-3/3
PG20 HDD / CD-ROM

PG21 RAID IC VT6421
PG22 NEW CARD
PG23 MINI PCI(Wireless)
PG24 I/O PORT CON
PG25 AUDIO POWER / FAN CTL
PG26 GIGA LAN RTL8110SBL
PG27 IEEE1394A TSB43AB22A
PG28 EC IT8510E / BIOS / TP CON
PG29 VGA MXM CON
PG30 CPU_CORE
PG31 1.05V/1.5V/1.8V/2.5V/0.9V
PG32 +3.3V/+5V/+12V
PG33 VCC SW/+1.05VS/+1.5VS
PG34 BATT IN / Charger
PG35 Appendix A. Ver. History



P71EN0 P/N: 37-UJ0000-00B ; 82-UJ0001-00B

UNIWILL COMPUTER CORP.			
Title		P71EN0	
Size	Document Number	Rev B	
2963	INDEX		
Date:	Thursday, January 13, 2005	Sheet	1 of 35


P71EN0 BLOCK DIAGRAM



POWER BLOCK DIAGRAM



POWER Sequence



EC Control Pin

UNIWILL COMPUTER CORP.			
File	P71EN0		
Size	Document Number	POWER DIAGRAM	
C	2963	Date	Thursday, January 13, 2005
		Sheet	3 of 35

ICH6-M GPIO	
GPI6	BM_BUSY#
GP7	
GP8	EC_EXTSMI#
GPI11	SMB_ALERT#
GPI12	
GPI13	
GP018	PM_STPPCI_ICH#
GP019	
GP020	PM_STPCPU_ICH#
GP021	TPM_EN
GP023	
GPI024	
GPI025	
GPI026	SATA0_GP
GPI027	
GPI028	
GPI029	PNLSW1
GPI030	PNLSW2
GPI031	PNLSW0
GPI032	PM_CLKRUN#
GPI033	
GPI034	

ITE8510E GPIO	
GPCF0	RF_SW#
GPCF1	SILENT#
GPCF2	IR_PS2CLK1
GPCF3	IR_PS2DAT1
GPCF4	TP_CLK
GPCF5	TP_DATA
GPCF6	MAIL#
GPCF7	BROWSER#
GPI0	SCROLL#
GPI1	CAPS#
GPI2	NUM#
GPI3	CHG_R_LED#
GPI4	CHG_G_LED#
GPI5	SUSLED_LED#
GPI6	VOLMAX
GPH0	+1.8V_DDR_ON
GPH1	+1.8V_ON
GPH2	+1.05VS_ON
GPH3	+3.3VS_ON
GPH4	+5V_ON
GPH5	SET_V
GPH6	+1.5VS_ON
GPH7	VCORE_ON
GP64	TP_DISABLE
GP65	LCDSW
GP66	MUTE#
GP67	EXTTS#0
GPB0	CELERON_VO_DET
GPB1	CPPE#
GPB2	PM_RSMRST#
GPB3	BAT_SMBCLK
GPB4	BAT_SMBDAT
GPB5	H_A20GATE
GPB6	H_RCIN#
GPB7	RFLED_ON#
GPE0	NA
GPE1	CPU_BSEL0
GPE2	NA
GPE3	NA
GPE4	PWRSW
GPE5	LID#
GPE6	PCM#
GPE7	PM_SLP_S3#
GPD0	ADAP_IN
GPD1	REMOTE_ON#
GPD2	PCI_RST#/PLT_RST#
GPD3	EC_EXTSMI#
GPD4	PM_SLP_S4#
GPD5	PM_THROTTLING#
GPD6	FAN_SPD#
GPD7	EC_PREST#
GPA0	BTL_BEEP
GPA1	EC_VID1
GPA2	EC_VID2
GPA3	EC_VID3
GPA4	EC_VID4
GPA5	SMP1_EN#
GPA6	SMP2_EN#
GPA7	PWRBTN#

ITE8510E GPIO	
GPC0	PWROK
GPC1	BAT2_SMBCLK
GPC2	BAT2_SMBDAT
GPC3	SB_ALERT#1
GPC4	SB_ALERT#2
GPC5	TP_LED#
GPC6	CHG_ON
GPC7	SILENT_LED#
ADC0	BAT_TEMP
ADC1	ADAPTOR_I
ADC2	DDR2_TEMP
ADC3	VGA_TEMP
DAC0	BRIGHTADJ
DAC1	CHG_I
DAC2	FAN_CTRL0
DAC3	NA

CPU				
CPU CORE(V)	ICC(mA)	W	TEMP(℃)	
2.0G	1.525	35.7	54.3	69
2.2G	1.525	37.5	57.1	70
2.26G	1.525	38.1	58.0	70
2.4G	1.525	39.3	59.8	71
2.5G	1.525	40	61.0	72
2.53G	1.525	40.4	61.5	72
2.6G	1.525	41.05	62.6	72
2.66G	1.525	43.35	66.1	74
2.8G	1.525	44.86	68.4	75
3.06G	1.525	55.9	85.2	81

MCHE			
VCC	ICC(mA)	W	TEMP(℃)
+3.3V	108.19	0.357	70
+3.3VA	501.3	1.254	
+2.5V	1390	2.502	
+1.5V	33.4	0.084	
+VCCP	10	0.018	
+VCC_SDRCL_CORE	266	0.452	

ICH6-M			
VCC	ICC(mA)	W	TEMP(℃)
+3.3V	96	0.315	70
+3.3VA	275	0.909	
+1.5V	487	0.876	
+1.5VA	27	0.049	
+3.3VA_RTC	0.003	0.00001	

ITE8510E			
VCC	ICC(mA)	W	TEMP(℃)
+3.3V	300	1	70


CLOCK GENERATOR			
VCC	ICC(mA)	W	TEMP(℃)
+3.3V	180	0.594	70




ALC880			
VCC	ICC(mA)	W	TEMP(℃)
+3.3V(DVDD)	71	0.234	70

TPA6011A4			
VCC	ICC(mA)	W	TEMP(℃)
3.3V	30	0.099W	85

ADM1032			
VCC	ICC	W	TEMP(℃)
+3.3V	170uA	0.56mW	150

UNIWILL COMPUTER CORP.			
File	P71EN0		
Size	Document Number	Rev	
C	2963	B	
Date	Thursday, January 13, 2005	Sheet	4 of 35






U4D	U4D	U4D	U4D
A2	VSS30	VSS87	D13
A5	VSS31	VSS88	D15
A8	VSS32	VSS89	D17
A11	VSS33	VSS100	D19
A14	VSS34	VSS101	D21
A17	VSS35	VSS102	D23
A20	VSS36	VSS103	D26
A23	VSS37	VSS104	E3
A26	VSS38	VSS105	E6
AA1	VSS39	VSS106	E8
AA4	VSS40	VSS107	E10
AA6	VSS41	VSS108	E12
AA8	VSS42	VSS109	E14
AA10	VSS43	VSS110	E16
AA12	VSS44	VSS111	E18
AA14	VSS45	VSS112	E20
AA16	VSS46	VSS113	E22
AA18	VSS47	VSS114	E25
AA20	VSS48	VSS115	F1
AA22	VSS49	VSS116	F4
AA25	VSS50	VSS117	F5
AB3	VSS51	VSS118	F7
AB5	VSS52	VSS119	F9
AB7	VSS53	VSS120	F11
AB9	VSS54	VSS121	F13
AB11	VSS55	VSS122	F15
AB13	VSS56	VSS123	F17
AB15	VSS57	VSS124	F19
AB17	VSS58	VSS125	F21
AB19	VSS59	VSS126	F24
AB21	VSS60	VSS127	G6
AB23	VSS61	VSS128	G2
AB26	VSS62	VSS129	G22
AC2	VSS63	VSS130	G23
AC5	VSS64	VSS131	G26
AC8	VSS65	VSS132	H3
AC10	VSS66	VSS133	H5
AC12	VSS67	VSS134	H21
AC14	VSS68	VSS135	H25
AC16	VSS69	VSS136	J1
AC18	VSS70	VSS137	J4
AC21	VSS71	VSS138	J6
AC24	VSS72	VSS139	J22
AD1	VSS73	VSS140	J24
AD4	VSS74	VSS141	K2
AD7	VSS75	VSS142	K5
AD9	VSS76	VSS143	K21
AD11	VSS77	VSS144	K23
AD13	VSS78	VSS145	K26
AD15	VSS79	VSS146	L3
AD17	VSS80	VSS147	L6
AD19	VSS81	VSS148	L22
AD22	VSS82	VSS149	M1
AD25	VSS83	VSS150	M4
AE3	VSS84	VSS151	M5
AE6	VSS85	VSS152	M21
AE8	VSS86	VSS153	M24
AE10	VSS87	VSS154	N3
AE12	VSS88	VSS155	N6
AE14	VSS89	VSS156	N22
AE16	VSS90	VSS157	N23
AE18	VSS91	VSS158	N26
AE20	VSS92	VSS159	P2
AE23	VSS93	VSS160	P5
AE26	VSS94	VSS161	P21
AE2	VSS95	VSS162	P24
AE5	VSS96	VSS163	R1
AE9	VSS97	VSS164	R4
AE11	VSS98	VSS165	R6
AE13	VSS99	VSS166	R22
AE15	VSS100	VSS167	R25
AE17	VSS101	VSS168	T3
AE19	VSS102	VSS169	T5
AE21	VSS103	VSS170	T21
AE24	VSS104	VSS171	T23
B3	VSS105	VSS172	T26
B6	VSS106	VSS173	U2
B9	VSS107	VSS174	U6
B12	VSS108	VSS175	U22
B16	VSS109	VSS176	U24
B19	VSS110	VSS177	V1
B22	VSS111	VSS178	V4
B25	VSS112	VSS179	V5
C1	VSS113	VSS180	V21
C4	VSS114	VSS181	V25
C7	VSS115	VSS182	W3
C10	VSS116	VSS183	W6
C13	VSS117	VSS184	W23
C15	VSS118	VSS185	W26
C18	VSS119	VSS186	Y2
C21	VSS120	VSS187	Y5
C24	VSS121	VSS188	Y24
D2	VSS122	VSS189	
D5	VSS123	VSS190	
D7	VSS124	VSS191	
D9	VSS125		
D11	VSS126		

UNIWILL COMPUTER CORP.

Title			
P71EN0			
Size	Document Number		Rev B
2963	CPU Banias/Dothan-2/2		
Date:	Thursday, January 13, 2005	Sheet 6 of 35	

$C_e = 2 * C_L - (C_s + C_i)$
 $C_L = \text{Crystal Load Cap} = 20\text{P}$
 $C_i = \text{IC internal Cap} = 5\text{P}$
 $C_s = 2\text{P}$
 $C_e = \text{Crystal external Cap} = 33\text{P}$







Place termination close to source IC

Reserved FOR EMI

FSA BSEL2	FSB BSEL1	FSC BSEL0	Host Clock frequency
1	0	1	100
1	0	0	133

UNIWILL COMPUTER CORP.		
Title P71EN0		
Size 2963	Document Number CLOCK GEN ICS954127	Rev B
Date Thursday, January 13, 2005	Sheet 7	of 35






CFG0	CFG1	CFG2	Host clock frequency
1	0	1	100
1	0	0	133


UNIWILL COMPUTER CORP.


Title: **P71EN0**

Size: 2963 Document Number: **NB DDRCLK_VGA_PCIEPR-2/5** Rev: B

Date: Thursday, January 13, 2005 Sheet: 9 of 35













VSS


NCTF

UNIWILL COMPUTER CORP.

Title				
P71EN0				
Size	Document Number			Rev
	NB VSS_NCTF-5/5			B
2963				
Date:	Thursday, January 13, 2005		Sheet	12 of 35






Place to S0-DIMM +1.8VS to GND






UNIWILL COMPUTER CORP.


File	P71EN0		
Size	Document Number	2963	Rev B
Date	Thursday, January 13, 2005	Sheet 13	of 35













PAD19 : MINPCI
 PAD20 : 1394A
 PAD21 : LAN
 PAD23 : VT6421

INTA# : VT6421
 INTB# : MINIPCI
 INTC# : 1394
 INTD# : LAN, (MINIPCI)

PREQ#0 : X
 PREQ#1 : 1394
 PREQ#2 : LAN
 PREQ#3 : MINI PCI
 PREQ#4 : VT6421





ICH6 STRAPPING







Reserved LINK_ALERT# R528 4.7K

Reserved ACZ_SPKR R246 4.7K OP





1:Normal 0:No Reboot Mode



	550INX	570INX
USB0	CardReader	CardReader
USB1	CON(USB BD)	CON(USB BD)
USB2	CON(USB BD)	CON(USB BD)
USB3	NEW CARD	NEW CARD
USB4	X	CON(USB BD)
USB5	DOCKING	DOCKING
USB6	CON(DC BD)	CON(DC BD)
USB7	CON(DC BD)	X




CR-ROM




CSEL : Master = 0 / Slave = 1

HDD


Modify 23



Modify 31






Modify 10



UNIWILL COMPUTER CORP.

Title			P71EN0	
Size	Document Number	HDD / CD-ROM CONN		Rev B
	2963			
Date:	Thursday, January 13, 2005	Sheet	20	of 35

UNIWILL COMPUTER CORP.			
Title			
P71EN0			
Size	Document Number	RAID IC VT6421	Rev B
	2963		
Date:	Thursday, January 13, 2005	Sheet 21 of 35	









add resister for dif signal

MINI PCI CONN





Intel PRO/Wireless 2100 LAN

PIN11	LED_WLAN_LINK	HI(3.3V) Low(0V)	Solid ON 1 Flash/3 sec LED OFF	Associated AP Not Associated with an AP Power OFF or RF Kill active
PIN12	LED_WLAN_ACT	HI(3.3V) Low(0V)	Rapid Blinking Slow Blinking LED OFF	Passing data traffic to AP Beacon traffic to AP Power OFF or not activity or RF Kill active
PIN13	W_RadioXMIT_Off#	HI(3.3V) Low(0V)	Enable Disable	Radio transmitter is ON Radio transmitter turn off






Modify 11




UNIWILL COMPUTER CORP.

Title		
P71EN0		
Size	Document Number	Rev
2963	I/O PORT CON	B
Date: Thursday, January 13, 2005		

AMP VDD




CPU FAN CONTROL










UNIWILL COMPUTER CORP.			
Title			
P71EN0			
Size	Document Number		Rev B
	2963	GIGA LAN RTL8110SBL	
Date:	Thursday, January 13, 2005	Sheet 26 of 35	




K/B CONTROLLER









TOCHPAD CONNECTOR







(ID2) NUMLED#	(ID1) CAPLED#	(ID0) SCROLED#	ID	MODEL
0	0	0	223	
0	0	1	245	
0	1	0	255	
0	1	1	259	
1	0	0	P71EN0	
1	0	1	P50EN0	
1	1	0	XXX	
1	1	1	XXX	






UNIWILL COMPUTER CORP.			
File	P71EN0		
Size	Document Number	VGA MXM CON	Rev B
C	2963		
Date	Thursday, January 13, 2005	Sheet	29 of 35






MAX1632 shutdown current : 4~10uA (SHDN# pin = low)

MAX1632 standby power : 2.5mW ~ 4mW













	MAX1632	MAX1902	SC1404
C680	0	100pF	
R628	100K_OP	100K	
C681	0	100pF	
R618, R623	15mR, 15mR	8mR, 8mR	



UNIWILL COMPUTER CORP.

Title			P71EN0	
Size			2963	Rev B
Date			Thursday, January 13, 2005	Sheet 32 of 35



R:A INITINAL

R:A to R:B modify:

- Modify 1: R349 value change from 1K to 0 ohm
- Modify 2: Add R700 0 ohm and H_THERM# net for thertmal protection require by FSC
- Modify 3: R151&R152 value change from 0 ohm to OP for cut of net S/B SMBus to CLK GEN
- Modify 4: CN2.7 add net SCROLL# for project ID select by S/W BD
- Modify 5: R1 form 120 to 0 ohm for solving light three LED on daughter BD issue
- Modify 6: Del D29 for solving VIL too higher issue
- Modify 7: C165 & C532 change form 20p to 18p for solving RTC accurate
- Modify 8: Del R499, R518, R498 for solving design issue
- Modify 9: R514 form 100K to 10K for solving driving current lower issue
- Modify 10: CN17 was changed pin define for solving FPC layout smooth issue
- Modify 11: CN19 was changed from 36PIN to 26 PIN and add CN23 for solving Giga LAN signal impendence issue
- Modify 12: Add R701 4.7K pull high to +3.3V for solving net TP_DISABLE# unstable issue
- Modify 13: C457 change form 1uF to 0.1uF for sloving EC reset fail issue ; Reserved reset IC U47_OP and R707 470K_OP
- Modify 14: Add R702 & R703 4.7K_OP and R704 & R705 4.7K pull up to +3.3Vfor sloving SMBus voltage level unstable issue; Q17,Q74_OP for solving S3 resume failed
- Modify 15: R97 change from 1K to 1K_OP for solving project ID select issue.
- Modify 16: R99 1K->1K_OP ; R101 1K_OP-> 1K; R104&R106 0->0_OP; R120 0_OP->0; R126 1K_OP-> 1K for improving smart power reliability(128mV->64mV).
- Modify 17: Power plan from +3.3VS to +3.3V for solving design issue
- Modify 18: C496 form 0.01u to 0.01u_OP for solving lost issue
- Modify 19: Add C700, C701 0.1UF and R706 0 ohm for solving ESD issue
- Modify 20: Add net MAX_VOL# reserved for ctrl AMP max gain
- Modify 21: R344, R346 change form 820 to 931 ohm for OCP on 27A
- Modify 22: C570 change form 3900p to 5600p for improving +3.3VA induce
- Modify 22: Add L8 for EMI require
- Modify 23: Modify CN15 CONN type and del CN14,R255,B9,C190,C548,C547 for FSC require
- Modify 24: Add B40, B41 reserved for EMI
- Modify 25: REMOTE_ON net change form low to high activated and add R708 100K to GND for saving power
- Modify 26: Add L9 resvered for EMI
- Modify 27: Add C702, C703,C704,C705 for solving PCIE bus cross different power plane
- Modify 28: R47 change from 470_OP to 470 for solving change ODD slaver to master on second IDE by FSC requirement
- Modify 29: R288 change from 120_OP to 75 for solving T/P LED too dark
- Modify 30: R470 change from 1K to 0 ohm for solving desing lost issue
- Modify 31: Add B37(3A), C706(0.1u),C707(4.7u),C708(OP)for solving SATA HDD 3V issue
- Modify 32: CN22 CHANGE CONN TYPE for solving ME ssue
- Modify 33: R2, R7, R302, R305, R20, R304, R423, R432, R297change from 120 to 470 ohm for solving LED too bright issue

Uniwill International Corp.			
Title			
Appendix A. Ver. History			
Size	Document Number		Rev
2963	P71EN0		B
Date:	Thursday, January 13, 2005		
	Sheet	35	of 35