

# GIGABYTE GA-K8U-939

## Schematics

REV:1.0



| SHEET    | TITLE                                     |
|----------|-------------------------------------------|
| 1        | COVER SHEET                               |
| 2        | BOM & PCB MODIFY HISTORY                  |
| 3        | BLOCK DIAGRAM                             |
| 4,5,6,7  | AMD K8_939                                |
| 8 ~ 13   | ULI M1689 SINGLE CHIP                     |
| 14       | CLOCK GENERATOR                           |
| 15,16,17 | DDR SDRAM DIMMS 1,2,3,4 & DDR Termination |
| 18       | AGP SLOT                                  |
| 19,20    | PCI SLOT 1,2,3,4,5                        |
| 21       | IDE , FRONT USB , SATA                    |
| 22       | SMSC LPC I/O                              |
| 23       | BIOS & FDD                                |
| 24       | AUDIO AC97                                |
| 25       | AUDIO JACK & GAMEPORT                     |
| 26       | COM,PRT,KB/MS                             |
| 27       | RTL8100C & USB CONNECTOR                  |
| 28       | VCORE (PWM ISL6568CR)                     |
| 29       | FRONT PANEL                               |
| 30       | VCC12,VCC18,VCC25,VDDQ                    |
| 31       | ATX, DC POWER                             |
| 32       | DDR POWER(5VDUAL,3VDUAL,25VSTR,VTTDDR)    |
| 33       | POWER SEQUENCE                            |
| 34       | R_USB , RESET                             |
| 35       | H/W SETTING                               |

| SHEET | TITLE |
|-------|-------|
|       |       |
|       |       |
|       |       |
|       |       |
|       |       |
|       |       |
|       |       |
|       |       |
|       |       |
|       |       |
|       |       |
|       |       |
|       |       |
|       |       |

|                                    |                                      |
|------------------------------------|--------------------------------------|
| COMPONENT SIDE<br>(0.5 oz. Copper) |                                      |
| GND SIDE<br>(1 oz. Copper)         |                                      |
| VCC SIDE<br>(1 oz. Copper)         |                                      |
| SOLDER SIDE<br>(0.5 oz. Copper)    |                                      |
| <b>GIGABYTE</b>                    |                                      |
| Title<br><b>COVER SHEET</b>        |                                      |
| Size<br>Custom                     | Document Number<br><b>GA-K8U-939</b> |
| Date: Wednesday, June 22, 2005     | Sheet 1 of 35                        |
|                                    | Rev<br><b>1.0</b>                    |

## Component value change history

[illegible]

# ULi M1689 single chip FOR AMD K8\_939


## Circuit or PCB layout change for next version

[illegible]

|                                     |                          |                   |           |
|-------------------------------------|--------------------------|-------------------|-----------|
| <b>GIGABYTE</b>                     |                          |                   |           |
| Title                               |                          |                   |           |
| <b>BOM &amp; PCB MODIFY HISTORY</b> |                          |                   |           |
| Size<br>Custom                      | Document Number          | <b>GA-K8U-939</b> | Rev<br>1. |
| Date:                               | Wednesday, June 22, 2005 | Sheet             | 2 of 35   |

# GA-K8U-939 BLOCK DIAGRAM



## System Block Diagram








MD[64..127] <=> MD[64..127] (15,16,17)  
MAB[0..13] >=> MAB[0..13] (15,16,17)  
MEMCHECK[8..15] >=> MEMCHECK[8..15] (15,16,17)




GIGABYTE

|          |                          |            |         |
|----------|--------------------------|------------|---------|
| Title    |                          |            |         |
| AMD939-3 |                          |            |         |
| Size     | Document Number          | GA-K8U-939 | Rev     |
| Custom   |                          |            | 1.0     |
| Date:    | Wednesday, June 22, 2005 | Sheet      | 6 of 35 |






| GIGABYTE                       |                 |            |         |
|--------------------------------|-----------------|------------|---------|
| Title                          |                 | AMD939-4   |         |
| Size                           | Document Number | GA-K8U-939 |         |
| Custom                         |                 |            | Rev 1.0 |
| Date: Wednesday, June 22, 2005 |                 | Sheet      | 7 of 35 |



GND SINGLE USE TRACE  
TO SYS GND PLACE



### HyperTransport Resistor Compensation





**GND SINGLE USE TRACE  
TO SYS GND PLACE**





**CLOSE M1689**



**GIGABYTE**



|       |                          |       |                     |
|-------|--------------------------|-------|---------------------|
| File  |                          |       | ULI AGP8X & CONTROL |
| Size  | Document Number          | Rev   |                     |
| C     | GA-K8U-939               | 1.0   |                     |
| Date: | Wednesday, June 22, 2005 | Sheet | 9 of 35             |





ACPI\_S3 status:



|    |    |    |    |    |
|----|----|----|----|----|
| S0 | S1 | S3 | S4 | S5 |
| L0 | L0 | HI | L0 | L0 |



Hardware Setting Pins

RSMGPIO2


|   |                                                              |
|---|--------------------------------------------------------------|
| L | Configure M1689 to operate in AMD Atlon64 platform (Default) |
| H | Configure M1689 to operate in non-AMD Atlon64 like platform  |



|          |                   |
|----------|-------------------|
| CLR_CMOS | CLEAR COMS JUMPER |
| 1-2      | Enable            |
| 2-3      | Disable (Default) |







Internal PH \*  
Internal PL \*\*

| ** | FS3 | FS2 | FS1 | FS0 | CPU<br>MHz | HTT<br>MHz | PCI<br>MHz |         |
|----|-----|-----|-----|-----|------------|------------|------------|---------|
| 0  | 0   | 0   | 0   | 0   | 100.90     | 67.27      | 33.63      |         |
| 0  | 0   | 0   | 1   | 1   | 133.90     | 66.95      | 33.48      |         |
| 0  | 0   | 1   | 0   | 0   | 168.00     | 67.20      | 33.60      |         |
| 0  | 0   | 1   | 1   | 1   | 202.00     | 67.33      | 33.67      |         |
| 0  | 1   | 0   | 0   | 0   | 100.20     | 66.80      | 33.40      |         |
| 0  | 1   | 0   | 1   | 1   | 133.50     | 66.75      | 33.38      |         |
| 0  | 1   | 1   | 0   | 0   | 166.70     | 66.68      | 33.34      |         |
| 0  | 1   | 1   | 1   | 1   | 200.40     | 66.80      | 33.40      | Default |
| 1  | 0   | 0   | 0   | 0   | 150.00     | 60.00      | 30.00      |         |
| 1  | 0   | 0   | 1   | 1   | 180.00     | 60.00      | 30.00      |         |
| 1  | 0   | 1   | 0   | 0   | 210.00     | 70.00      | 35.00      |         |
| 1  | 0   | 1   | 1   | 1   | 240.00     | 60.00      | 30.00      |         |
| 1  | 1   | 0   | 0   | 0   | 270.00     | 67.50      | 33.75      |         |
| 1  | 1   | 0   | 1   | 1   | 233.33     | 66.67      | 33.33      |         |
| 1  | 1   | 1   | 0   | 0   | 266.67     | 66.67      | 33.33      |         |
| 1  | 1   | 1   | 1   | 1   | 300.00     | 75.00      | 37.50      |         |

Internal PH \*

| 24_48_sel | Pin 28 |           |
|-----------|--------|-----------|
| 0         | 48MHz  |           |
| 1 *       | 24MHz  | (Default) |

Internal PH \*

| MODE_A | MODE_B | Pin 6                  | Pin 7   | Pin 8   | Pin 11   |           |
|--------|--------|------------------------|---------|---------|----------|-----------|
| 0      | 0      | HTTCLK0                | HTTCLK1 | HTTCLK2 | PCICLK10 | (Default) |
| 0      | 1      | MODE_A<br>(Input Only) | HTTCLK1 | HTTCLK2 | HTTCLK3  |           |
| 1      | 0      | PCICLK7                | PCICLK8 | PCICLK9 | PCICLK10 |           |
| 1 *    | 1 *    | MODE_A<br>(Input Only) | PCICLK8 | PCICLK9 | PCICLK10 |           |




MODEC only for RTM360-803



| MODEC | Pin 23 | Pin 24    |
|-------|--------|-----------|
| 0     | 33MHz  | 33MHz     |
| 1     | 33MHz  | PCI_STOP# |

(Default)

**GIGABYTE**














|        |  |  |                          |         |
|--------|--|--|--------------------------|---------|
| Title  |  |  | <b>CLOCK GEN</b>         |         |
| Size   |  |  | Document Number          |         |
| Custom |  |  | <b>GA-K8U-939</b>        |         |
| Date:  |  |  | Wednesday, June 22, 2005 | Rev 1.0 |
|        |  |  | Sheet 14                 | of 35   |






DDR terminator chagne to 56 ohm for compability 03/25

MAA[0..13] <-- MAA[0..13] (5,15,16)  
MAB[0..13] <-- MAB[0..13] (6,15,16)  
MD[0..127] <-- MD[0..127] (5,6,15,16)  
MEMCHECK[0..15] <-- MEMCHECK[0..15] (5,6,15,16)  
DQS\_L[0..8] <-- DQS\_L[0..8] (5,15,16)  
DQS\_H[0..8] <-- DQS\_H[0..8] (6,15,16)  
DQM\_L[0..8] <-- DQM\_L[0..8] (5,15,16)  
DQM\_H[0..8] <-- DQM\_H[0..8] (6,15,16)  
DCLK[0..11] <-- DCLK[0..11] (6,15,16)  
-DCLK[0..11] <-- -DCLK[0..11] (6,15,16)




GIGABYTE




Place 1 at each pair of 3.3V pins

Decoupling capacitors  
(Place near AGP slot)




Place 1 at each pair of VDDQ pins

Place an additional for spread from A14 - A33




1000U Close  
to AGP




For R300

## Add AGP 8X / 4X SELECTION




- 1.GP014 pin must power on default High
- 2.GP014 pin must Reset keep High
- 3.Dip switch default not mount

AGX\_4X: OFF-->AUTO (GPI014=Hi)  
ON -->Force 4X(GPI014=Lo)



GVREF\_CG AGP8X:  
0.35V AGP4X:  
0.75V





-AGP8XDET  
AGP8X:LOW  
Other:NC

**GIGABYTE**

**AGP 8X SLOT**


| Size   | Document Number          | Rev            |
|--------|--------------------------|----------------|
| Custom | <b>GA-K8U-939</b>        | <b>1.0</b>     |
| Date:  | Wednesday, June 22, 2005 | Sheet 18 of 35 |

PCI SLOT 1, 2, 3




| GIGABYTE       |                          |                |
|----------------|--------------------------|----------------|
| PCI SLOT 1,2,3 |                          |                |
| Title          | Document Number          | Rev            |
|                | GA-K8U-939               | 1.0            |
| Date           | Wednesday, June 22, 2005 | Sheet 19 of 35 |

PCI SLOT 4, 5






IDSEL(A24)  
(A)



IDSEL(A25)  
(B)


Close PCI Slot 5  
C199 100P4N/50V/X




| GIGABYTE      |                          |       |          |
|---------------|--------------------------|-------|----------|
| Title         |                          |       |          |
| PCI SLOT 4, 5 |                          |       |          |
| Size          | Document Number          | Rev   |          |
| Custom        | GA-K8U-939               | 1.0   |          |
| Date:         | Wednesday, June 22, 2005 | Sheet | 20 of 35 |

## SATA



TC1-TC8 value change to 0.01U/6/X/50V from 0.01U/4/X/25V to fit footprint 11/30




Width &amp; Space --&gt; 20:5:10:5:20





## PRIMARY IDE




## SIRQ




## SECONDARY IDE



## FRONT SIDE USB1, 2





## FUSEVCC, GAMEVCC




GIGABYTE

| Title            |                          |                |
|------------------|--------------------------|----------------|
| IDE, F_USB, SATA |                          |                |
| Size             | Document Number          | Rev            |
| Custom           | GA-K8U-939               | 1.0            |
| Date:            | Wednesday, June 22, 2005 | Sheet 21 of 35 |


(11,14,15,16,27) SMBDAT  
(11,14,15,16,27) SMBCLK  
(7,28) VID0  
(7,28) VID1  
(7,28) VID2  
(7,28) VID3  
+12V  
VCC3  
REV1.0  
VCORE  
25VSTR  
VCC3  
R198 47K/6  
VCC15N  
-THERMO  
SYSTEM D+  
SYSTEM D-  
R199 47K/6/X





Be the thermal diode of system , place near hot source



### IR CONNECTOR





IR/COM2 ONLY USE ONE




Configuration Register Base Address Selection.  
0x2E : SYSOP Pull down  
0x4E : SYSOP Pull high

|              |                          |                |
|--------------|--------------------------|----------------|
| GIGABYTE     |                          |                |
| Title        |                          |                |
| SMSC LPC I/O |                          |                |
| Size         | Document Number          | Rev            |
| Custom       | GA-K8U-939               | 1.0            |
| Date:        | Wednesday, June 22, 2005 | Sheet 22 of 35 |



For -PCIRST glitch 11/05



需將reference 改成U7,也就是與BIOS同一參考,但是因為valu不同,在上件時會分成SMD階與DIP階 11/15





NOTE: INIT and RESET have the same function internally.

REV 1.0

BIOS\_WP: BIOS WRITE PROTECT


| PIN | BIOS_WP                |
|-----|------------------------|
| 1-2 | WRITE PROTECT          |
| 2-3 | WRITE ENABLE (default) |

## GAME PORT



Filter Cap design:


|              | Pin-29 | Pin-30 | Pin-31 | Pin-32     |
|--------------|--------|--------|--------|------------|
| ALC655 Rev D | 1000pf | 1000pf | 1uf    | Front-MIC2 |
| ALC655 Rev C | 1000pf | 1000pf | 1uf    | X          |
| ALC658       | X      | X      | JD4    | X          |
| ALC650       | 1000pf | 1000pf | 1uf    | 1uf        |
| ALC850       | 1000pf | 1000pf | JD4    | Front-MIC2 |




Arrangement of Jack detection Pin:

|        | Pin-45(JD0) | Pin-17(JD1)                | Pin-16(JD2)               | Pin-40(JD3)                                         | Pin-31(JD4)                                       | Pin-13(JD5)      |
|--------|-------------|----------------------------|---------------------------|-----------------------------------------------------|---------------------------------------------------|------------------|
| ALC655 | for MIC-IN  | for FRONT-OUT              | for LINE-IN               |                                                     |                                                   |                  |
| ALC658 | for MIC-IN  | for UAJ1                   | for UAJ2                  | for FRONT-OUT<br>External pull<br>high is<br>needed | for LINE-IN<br>External pull<br>high is<br>needed |                  |
| ALC850 | for MIC-IN  | for Front<br>Pannel<br>OUT | for Front<br>Pannel<br>IN | for FRONT-OUT                                       | for LINE-IN                                       | for SurrBack Out |

## LINE OUT




## MIC




MICROPHONE IN SENSING(當INPUT)(利用vref 偏壓  
與CR43, CR32 並聯求出阻抗)  
7.1k ohm>R>2.3k ohm==>microphone in  
R<2.3k ohm or R>7.1k ohm==>unknown device

MICROPHONE IN SENSING(當OUTPUT)  
R>4K OHM=>POWER SPEAKER  
4K OHM>R>400 OHM=>MICROPHONE  
R<400 OHM=>HEADPHONE


2x5 header for 850  
For 850 if JD5 = low AUX-In is configured as input  
For 850 if JD5 = high AUX-In is configured as output, Surr-Back out  
FOR SUPPORT 6 CHANNEL,  
SURROUND OUT  
CENTER OUT, LOW FREQUENCY  
EFFECT OUT




## LINE-IN




## AUX IN DEFAULT NO POP




## CD IN



## INTEL FRONT AUDIO




## SPDIF





## GIGABYTE


| Title                   |                          |       |          |
|-------------------------|--------------------------|-------|----------|
| AUDIO OUTPUT, GAME PORT |                          |       |          |
| Size                    | Document Number          | Rev   |          |
| Custom                  | GA-K8U-939               | 1.0   |          |
| Date:                   | Wednesday, June 22, 2005 | Sheet | 25 of 35 |




# COM A, B



# LPT




# WAKE UP




Modify value for com port loop back tool turn on by RI when power off 02/02

# WAKE ON LAN



Need verify value when apply the function 02/02

# KBC/PS2




# GIGABYTE


| COM,PRT,KB/MS,IR |                          |            |          |
|------------------|--------------------------|------------|----------|
| Title            | Document Number          | Rev        | 1.0      |
| Size             | Custom                   | GA-K8U-939 |          |
| Date             | Wednesday, June 22, 2005 | Sheet      | 26 of 35 |

|        | 10/100 | Giga  | Giga   |
|--------|--------|-------|--------|
|        | 8100C  | 8110S | 8110SB |
| AVDDH  | N/A    | 3.3V  | 3.3V   |
| V_12P  | 2.5V   | N/A   | 3.3V   |
| AVDDL  | 3.3V   | 2.5V  | 2.5V   |
| V_DAC  | N/A    | 2.5V  | 2.5V   |
| DVDD   | 2.5V   | 1.8V  | 1.3V   |
| DVDD_A | 2.5V   | 1.8V  | 1.3V   |


|        | Yellow | Green | Orange |
|--------|--------|-------|--------|
| 10Mb   | ---    | OFF   | OFF    |
| 100Mb  | ---    | ON    | OFF    |
| 1Gb    | ---    | OFF   | ON     |
| Link   | ON     | ---   | ---    |
| Active | Blink  | ---   | ---    |



### LAN EEPROM





LR24~LR27: 100M:N/A 1G:49.9/6/1  
LBC32, LBC33: 100M:N/A 1G:0.01U/6





LR22, LR23, LBC26 Close to Lan Chip  
Realtek suggestion (TX+, TX-).

LR24, LR25, LBC27 Close to Lan Chip  
Realtek Suggestion (RX+, RX-).




FOR 1G:P35-152-19W9 11NR6-702009-01  
FOR 100M:P35-152-1129 11NR6-702010-01




|                                |                 |            |         |
|--------------------------------|-----------------|------------|---------|
| GIGABYTE                       |                 |            |         |
| LAN RTL8100C                   |                 |            |         |
| Size Custom                    | Document Number | GA-K8U-939 | Rev 1.0 |
| Date: Wednesday, June 22, 2005 | Sheet 27        | of 35      |         |

## ATXGP05




Fine tune the vaule for over voltage 12/09




|         | ATXGP04 | ATXGP05 |
|---------|---------|---------|
| 5%      | HI      | LO      |
| 7.5%    | LO      | HI      |
| 10%     | LO      | LO      |
| Default | HI      | HI      |

|                                    |                          |                   |                |
|------------------------------------|--------------------------|-------------------|----------------|
| <b>GIGABYTE</b>                    |                          |                   |                |
| Title <b>VCORE (PWM ISL6568CR)</b> |                          |                   |                |
| Size                               | Document Number          | <b>GA-K8U-939</b> | Rev <b>1.0</b> |
| Custom                             |                          |                   |                |
| Date:                              | Wednesday, June 22, 2005 | Sheet 28          | of 35          |




SUSLED default LOW , blink 1Hz/2Hz ,  
S0 ~ S5 defined

|      | No CPU | S0 | S1              | S3    | S4/S5 |
|------|--------|----|-----------------|-------|-------|
| MPD+ | H      | H  | Blink           | Blink | L     |
| MPD- | L      | L  | L               | H     | H     |
| Led  | Green  |    | Orange/ reverse |       |       |




## POWER FAN




## CPU FAN

Short to 12V for instant dirve the fan when power on 94/03/4

## SYSTEM FAN








| GIGABYTE    |                 |       |                          |
|-------------|-----------------|-------|--------------------------|
| FRONT PANEL |                 |       |                          |
| Size Custom | Document Number | Rev   | 1.0                      |
| GA-K8U-939  |                 | Date: | Wednesday, June 22, 2005 |
| Sheet       |                 | 29    | of 35                    |






| GIGABYTE               |                          |       |          |
|------------------------|--------------------------|-------|----------|
| Title                  |                          |       |          |
| VCC12,VCC18,VCC25,VDDQ |                          |       |          |
| Size                   | Document Number          | Rev   |          |
| Custom                 | GA-K8U-939               | 1.0   |          |
| Date:                  | Wednesday, June 22, 2005 | Sheet | 30 of 35 |

ATX CONN, DC POWER

ATX POWER CONNECTOR




ATX-12V CONNECTOR



LAYOUT: Located near PS/2 ports and connects all I/O port CGND's


| GIGABYTE      |                          |       |          |
|---------------|--------------------------|-------|----------|
| Title         |                          |       |          |
| ATX, DC POWER |                          |       |          |
| Size          | Document Number          | Rev   |          |
| Custom        | GA-K8U-939               | 1.0   |          |
| Date:         | Wednesday, June 22, 2005 | Sheet | 31 of 35 |

## 1.25V VTT\_DDR LINEAR SOLUTION




**GIGABYTE**


|        |                          |       |           |
|--------|--------------------------|-------|-----------|
| Title  |                          |       | DDR POWER |
| Size   | Document Number          | Rev   |           |
| Custom | GA-K8U-939               | 1.0   |           |
| Date:  | Wednesday, June 22, 2005 | Sheet | 32 of 35  |





Remove IT8282 power sequence controller IC 94/03/23




| GIGABYTE       |                          |       |          |
|----------------|--------------------------|-------|----------|
| POWER SEQUENCE |                          |       |          |
| Title          | Document Number          | Rev   |          |
|                | GA-K8U-939               | 1.0   |          |
| Date:          | Wednesday, June 22, 2005 | Sheet | 33 of 35 |



## REAR USB2



## NEAR R\_USB CONNECTOR





**GIAGBYTE**

| Title            |                          |       |          |
|------------------|--------------------------|-------|----------|
| REAR USB & RESET |                          |       |          |
| Size             | Document Number          | Rev   |          |
| Custom           | GA-K8U-939               | 1.0   |          |
| Date:            | Wednesday, June 22, 2005 | Sheet | 34 of 35 |

HW SETTING

The HW setting fixed for MP , remove the unuse resistor footprint



| H:8.2K           |           | L:1K |                                                                                                                       |
|------------------|-----------|------|-----------------------------------------------------------------------------------------------------------------------|
| R388<br>SUSLED   | (Default) | L    | Normal Operation Mode                                                                                                 |
|                  |           | H    | Enable 32K Test Mode to select external 32K clock source from 32K Clock Test input pin ACPWR                          |
| R383<br>SPKR     | (Default) | L    | Normal Operation Mode                                                                                                 |
|                  |           | H    | Enable Debug Mode to route requests of internal high-speed PCI devices externally and replace requests form PCI slots |
| R384<br>RUNGPIO0 |           | L    | 33MHz reference input for HTT PHY PLL                                                                                 |
|                  | (Default) | H    | 66MHz reference input for HTT PHY PLL                                                                                 |
| R387<br>GPO12    |           | L    | Enable Simulation Mode to reduce reset active duration for pattern simulation                                         |
|                  | (Default) | H    | Normal Operation Mode                                                                                                 |
| R391<br>GPO13    |           | L    | Enable Tester Mode to bypass PLL clock and select the external clock source form input pad PCICK                      |
|                  | (Default) | H    | Normal Operation Mode                                                                                                 |
| R395<br>RUNGPIO3 |           | L    | External PCI bus type select to BUS0                                                                                  |
|                  | (Default) | H    | External PCI bus type select to BUSN                                                                                  |

| H:8.2K           |                 | L:1K         |   |                                                               |
|------------------|-----------------|--------------|---|---------------------------------------------------------------|
| R398<br>ACSYNC   | R401<br>SDOUT   | L            | L | On chip core PLL output clock setting<br>33MHZ                |
|                  |                 | L            | H | 66MHZ                                                         |
|                  |                 | H            | L | 133MHZ (Default)                                              |
|                  |                 | H            | H | 33MHZ                                                         |
| R396<br>RSMGPIO1 | R392<br>ACPI_S3 | L            | L | HTT Unit ID of on-chip host bridge is assigned as 0 (Default) |
|                  |                 | L            | H | HTT Unit ID of on-chip host bridge is assigned as 2           |
|                  |                 | H            | L | HTT Unit ID of on-chip host bridge is assigned as 3           |
|                  |                 | H            | H | HTT Unit ID of on-chip host bridge is assigned as 4           |
| RSMGPIO2         |                 | Look page 11 |   |                                                               |