

CK804A07

nVIDIA CK804 Chipset for AM2 CPU


10/25/2006)




PAGE	CONTENT	PAGE	CONTENT
1	Index	22	PCI CONNECTOR 1-2
2	Topology	23	PCI CONNECTOR 3-4
3	RESET MAP	24	PCI TERMINATION
4	CLOCK DISTRIBUTION	25	VT6307/6308
5	Power Delivery	26	LAN RTL8211BL
6	M2-1 Hyper Transport	27	FWH & SPI
7	M2-2 DDR-1	28	USB CONNECTORS
8	M2-2 DDR-2	29	IDE CONNECTORS
9	M2-4 MISC	30	AUDIO 653/850
10	M2-5 Power	31	AUDIO CONNECTORS 653/850
11	DDRII SDRAM DIMM1-2	32	SIO ITE8716
12	DDRII SDRAM DIMM3-4	33	FDD / PS2
13	DDR Terminator	34	FAN / HARDWARE MONITOR
14	CK804 HT	35	PRT COM PORT
15	CK804 PCI EXPRESS	36	PWM ST L6711 AM2
16	CK804 PCI	37	DDR POWER
17	CK804 SATA / IDE	38	CK804 CORE
18	CK804 G/MII / AC97 / USB	39	Power sequence
19	CK804 DECOUPLING	40	PWR CON / FNT PNL / VBAT
20	PCI EXPRESS X16 CONNECTOR	41	VID CONTROLLER
21	PCI EXPRESS X1 CONNECTORS	42	CHANGELIST


42





BLOCK DIAGRAM








RESET MAP








POWER CONN







Layout: Add stitching caps if crossing plane split


HyperTransport Net Naming Convention

HT_"link driver"_"link receiver"_"function"_"polarity"_"number"







Processor Power & Ground



VLDT_RUN_B is connected to the VLDT_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.





Bottomside Decoupling




Decoupling Between Processor and DIMMs – Place as close to processor as possible.

Decoupling Between Processor and DIMMs




Place near processor on VLDT pour.




DIMMA0

First Logical DDR2 DIMM

DIMMB0



MEM_M_VREF_SUS




Layout: Place near DIMM sockets

121

CON_DDR2_240_STD

240



FOXCONN TECHNOLOGY CORP.

File: **DDR2 SDRAM DIMM1-2**

Document Number: **CK804A07**



Date: Tuesday, October 31, 2006 Sheet 11 of 41
















Second Logical DDR2 DIMM

DIMMA1

DIMMB1




SMB MEM BUS ADDRESS	
DIMM 0	1000 000
DIMM 1	1000 001
DIMM 2	1000 010
DIMM 3	1000 011









DDR2 Termination


Layout: Spread out on VTT pour
















PLACE CAPS NEAR PEX CONNECTORS






Title PCI EXPRESS X1 CONNECTOR


Document Number CK804A07 Rev A

Date: Tuesday, October 31, 2006 Sheet 21 of 41


SLOT 1 (FURTHEST FROM CPU)




SLOT 2








SLOT 3
















SLOT 4 (CLOSEST TO CPU)






INTF# AD27

Did not support S3 wake-up






PLCC-32-SKT




Default

WP_EN	WP_EN
Unlock	(1-2)
Lock	(2-3)




U2G1
SST49LF004B
PLCC32J



3D3V_SYS

3D3V_SYS



R338 0 +/-5% r0603h6
R339 4.7K +/-5% r0603h6
R341 0 +/-5% r0603h6
R681 0 +/-5% r0603h6

C494 0.1uF C0603
C495 0.1uF C0603
C496 0.1uF C0603

BOARD_ID0
BOARD_ID1
BOARD_ID2
BOARD_ID3
BOARD_ID4


3D3V_SYS

3D3V_SYS



3D3V_SYS

SPI Interface

U12, U27 Co-layout



SPI Population Options



H1 Mounting Hole

H2 Mounting Hole

H3 Mounting Hole

H4 Mounting Hole

H5 Mounting Hole










H6 Mounting Hole

H7 Mounting Hole

H8 Mounting Hole

H9 Mounting Hole

H10 Mounting Hole




FOXCONN TECHNOLOGY CORP.



Title FWH / SPI

Document Number CK804A07


Date: Tuesday, October 31, 2006 Sheet 27 of 41









USB 9 R358 Dummy0 USB 9 R
 USB 9* R360 Dummy0 USB 9* R
 USB 8 R362 Dummy0 USB 8 R
 USB 8* R364 Dummy0 USB 8* R



USB 4 R359 Dummy0 USB 4 R
 USB 4* R361 Dummy0 USB 4* R
 USB 5 R363 Dummy0 USB 5 R
 USB 5* R365 Dummy0 USB 5* R



FRONT PANEL USB








Title: USB CONNECTORS







Document Number: CK804A07

Date: Tuesday, October 31, 2006 Sheet 28 of 41




Rev A
















	Symbol	value	Description
		1	Disabled.
JP1	Flashseg1_EN	0	Flash I/F Address Segment 1 (FFFE_0000h~FFFF_FFFFh, 000F_0000h~000F_FFFFh) is enabled
		1	FLH_S01 is selected as the Serial Flash I/F SO pin.
JP2	SerFlh_SO_SEL	0	FLH_S02 is selected as the Serial Flash I/F SO pin.
JP3	CHIP_SEL	--	Chip selection in configuration.
		1	The output buffers of PCIRST1#, PCIRST2#, PCIRST3#, PCIRST4# and PCIRST5# are open-drain.
JP4	BUF_SEL	0	The output buffers are push-pull.
		1	The default value of EC Index 15h / 16h / 17h is 00h
JP5	FAN_CTL_SEL	0	The default value of EC Index 15h / 16h / 17h is 40h
		1	The threshold voltage of VID is 2.0 / 0.8V
JP6	VID_ISEL	0	The threshold voltage of VID is 0.8 / 0.4V




If 75232 is connected, please use 680 ohm to be the pull down resistor value. Since powered by 12V, 75232 has a very strong internal pull-up. It is hard to be pulled low. (Please see specification for detail of power on strapping setting)




Reserved for SIO Thermal SMI alert .






The diagram illustrates the connection between the CK804 and IT8716F chips. The CK804 chip is at the top, with pins PWBRT# and SLP_S3#/SLP_S5#. The IT8716F chip is below it, with pins PWRTN# (72), PSIN (71), PANSWH# (75), and PSON# (76). The ATX Power Supply is connected to the IT8716F via PSON#.




GPIO NEED PULL HIGH

















CK804 CORE AUX




1D2V_HT_GPIO1	1D2V_HT_GPIO2	1D2V_HT
1	1	1.2V
0	1	1.25V
1	0	1.3V
0	0	1.35V

			
Title			
CK804 CORE POWER			
Document Number			Rev
CK804A07			A
Date:	Tuesday, October 31, 2006	Sheet	38 of 41







AUX PEX PWR





SPEAKER STRAPS



ROM TABLE SELECT

1 = SAFE (DEFAULT)
0 = USER (User Mode)->Clone 5V SYS



BATT1
Battery
This is for battery cell.





Fab. A to Fab.B change list

SCH change list

- 1, Add VID level shift.
- 2, Remove LDSTOP, PWR0K, LRESET co-layout.
- 3, Change R272 from 6.34K to 6.2k
- 4, Add C464 10pF for EMI
- 5, Change FAN circuit.
- 6, Add R726, C762, EC66.
- 7, Add memvld level shift.
- 8, Add R725 pull high cpu_therm*

Layout change list

- 1, Add VID level shift.
- 2, Remove LDSTOP, PWR0K, LRESET co-layout.
- 3, Change FAN circuit.
- 4, Add R726, C762, EC66.
- 5, Add memvld level shift.
- 6, Add R725 pull high cpu_therm*
- 7, Add 5v_sys Power Plane for USB droop.
- 8, Change silkscreen.

 FOXCONN TECHNOLOGY CORP.	
Title change list	
Document Number CK804A07	Rev A
Date: Tuesday, October 31, 2006	Sheet 42 of 42