


TITLE	SHEET
Cover Sheet	1
Block Diagram	2
General Spec	3
Change List	4
Processor	5,6
North Bridge	7,8,9,10
South Bridge	11,12,13
Clock & Buffer	14
DDR SDRAM	15~19
AGP Slot	20
PCI Slot	21,22,23
IDE Connector	24
ATX Power	25
USB, Front Panel, FDD	26
USB, PS2, COM, LPT	27
AC97 CODEC	28
VCC_CORE DC-DC Converter	29
MIS DC-DC Converter	30
LPC I/O, FDD, BIOS	31
BLANK	32
VGA Connector	33
CNR Slot	34
LAN RTL8201BL	35
BOM	36

P4M8P-M7A

P4M800 PRO +

VT8237R

VER : 1.2



PCI Solt	IDE SEL	INT#	GNT#	REQ#	CLOCK
1	19	A	0	0	PCLK5
2	20	B	1	1	PCLK0
3	21	C	2	2	PCLK1
4					
5					
6					


P4M80-M7

1. CPU --- INTEL P4 Socket 775(3-Phase Power)
2. CHIPSET --- VIA P4M800 CE PRO+ VT8237R
3. MEMORY --- 2 DDR SDRAM(Max. 2GB)
4. SLOTS --- AGP(8X)x1, PCIX3, CNRx1
5. CODEC --- Realtek ALC655 6-Channel Audio
6. LAN --- VT6103L
7. PCB Size --- 2438.4Mmx201.68mm, 4-Layer


Chips	IDE SEL	INT#	GNT#	REQ#	CLOCK
LPC I/O					PCLK3
LAN					
RAID					
S ATA					
WIRE LESS					
CARD READER					
S / B					SPCLK
AT123S					

SLOT	GPIO	PRI.	SEC.
AMR			
CNR			
ACR			
H/W SOUND			


22U/25DE	5*7 mm
100U/16DE	6.3*11 mm
220U/10DE	6.3*11 mm
470U/16DE	8*11 mm
1000U/10DE	8*14 mm
1500U/16DE	10*25 mm
3300U/25DE	10*25 mm




TO-263
PHB55N03
90N02




TO-252
20N03
TM3055TL-S
PHD55N03




SOT-223
AMS1117




SOT-23
LM431



SOT-23
2N7002
SI2303S
SI2301S



SOT-23
2N3904
2N3906
MMBT2907A
2N2222A



SOT-23
BAT54C
BAT54S



TO-92
LM431
78L05-D
LM432




TO-92
2N2222A
2N2097A






TO-92
HSD882-D





Title			GENERAL SPEC	
Size	Document Number	P4M8P-M7A		Rev
Custom				1.2
Date:	Tuesday, April 18, 2006	Sheet	3	of 36



















0/1:Enable/Disable LPC FWH command for VT8237






◀◀ SPEAK 26




DOI: 10.1002/for


0/1 : Enable/Disable 100MHz VLink clock








1-2:Normal opertion(Default)
2-3:Clear CMOS





















Title		
DDR TERMINATION		
Size	Document Number	Rev
B	P4M8P-M7A	1.2
Date:	Wednesday, April 19, 2006	Sheet 17 of 36












Title			
AGP SLOT			
Size	Document Number		Rev
Custom	P4M8P-M7A		1.2
Date:	Wednesday, April 19, 2006	Sheet	20 of 36





Impedance Testing Coupon




FOR EMI
C428: 0.1UF --> 0.01UF
VER: 1.0


FOR EMI
C849: NI --> 0.01UF
VER: 1.0

FOR EMI
C381: NI --> 0.01UF
VER: 1.0

FOR EMI




FOR EMI
C340: 0.1UF --> 0.01UF
VER: 1.0



FOR EMI
VER: 1.0




FOR EMI
C784: 0.1UF --> 0.01UF
VER: 1.0





FOR EMI
R773: NI --> 0
VER: 1.0

映泰股份有限公司
BIOSTAR GROUP




Title: CAP
Size: Custom
Document Number: P4M8P-M7A
Date: Tuesday, April 18, 2006
Sheet: 23 of 36
Rev: 1.2



PRIMARY



SECONDARY





映泰股份有限公司
BIOSTAR GROUP

Title
IDE CONNECTOERS






Size B Document Number
P4M8P-M7A








Date: Wednesday, April 19, 2006 Sheet 24 of 36 Rev 1.2







PS2







Route by
Differential









ROM SIZE SELECT	
4M	2M
R91	R92



hardware monitor



Temperature Sensing



Title

LPC / SUPER I/O

Size Custom


Document Number




P4M8P-M7A


Date: Wednesday, April 19, 2006

Sheet 31 of 36

Rev 1.2







JUSBV1(1_2)
JUMPER 2P R

JUSBV2(1_2)
JUMPER 2P R

JFAUDIO1(5_6)
JUMPER 2P B

JFAUDIO1(9_10)
JUMPER 2P B

JFAUDIO1(11_12)
JUMPER 2P B

JFAUDIO1(13_14)
JUMPER 2P B

JCMOS1(1_2)
JUMPER 2P B

(BAT1)
電池
3V BATTERY SONY

(ROM1)
FLASH ROM
PLCC ISA 4M

PCB
P4M8P-M7 1.2

(PCB)
泡棉
POLON 245X200

(U11)
北橋散熱片
SBNP-S

(U18)
南橋散熱片
SBLV /NI

New JPANEL1 不含IR

JPANEL1 2*12

JPANEL1(2_4) JPANEL1(14_16)

HEADER 1X2 HEADER 1X2_3

JPANEL1(6_8_10_12)

PLED

JPANEL1(19_24)

IR /NI

JPANEL1(1_3_5_7) JPANEL1(13_15)

SPK JPANEL1(9_11)

HLED RST_3