


Phoenix 2 Project


Rev.X02-00(3/18/2003)-In progress

Page 1.	COVER
Page 2.	CLOCK DISTRIBUTION
Page 3.	RESET MAP
Page 4.	POWER DISTRIBUTION
Page 5.	POWER FLOW
Page 6.	POWER SEQUENCE
Page 7.	CLOCK
Page 8.	P4-478 CPU-1
Page 9.	P4-478 CPU-2
Page 10.	P4-478 CPU-ITP
Page 11.	Springdal -1
Page 12.	Springdal -2
Page 13.	Springdal -3
Page 14.	Springdal -4
Page 15.	Springdal -5
Page 16.	DDR SOCKET A0
Page 17.	DDR_TERMINATION
Page 18.	DDR SOCKET B0
Page 19.	DDR_TERMINATION
Page 20.	AGP 8X
Page 21.	ICH5-1
Page 22.	ICH5-2
Page 23.	IDE
Page 24.	USB 2.0 PORT
Page 25.	PCI SLOT
Page 26.	BCM 4401 NIC
Page 27.	RJ45 + USB
Page 28.	DELL D-LED
Page 29.	FRONT PANEL
Page 30.	FWH


Page 31.	POWER GOOD & RESET
Page 32.	POWER CONNECTOR
Page 33.	SMsC LPC IO
Page 34.	FLOPPY
Page 35.	KB, MOUSE
Page 36.	PARALLE PORT
Page 37.	SERIAL PORT
Page 38.	VGA PORT
Page 39.	SMBUS
Page 40.	AC97 CODEC
Page 41.	AC97 DEBOUNCE
Page 42.	AC97 AMP & CONN
Page 43.	AC97 CONN
Page 44.	BATTERY
Page 45.	EMI
Page 46.	OTHER
Page 47.	2.5VSTBY & 1.5V & 1.25V
Page 48.	DUAL POWER & VCCVID
Page 49.	VRM10 CPU VCORE
Page 50.	VTT_GMCH & GMCH_VDAC
Page 51.	LED CONTROL
Page 52.	PCB Stackup



<http://laptop-motherboard-schematic.blogspot.com/>



System Reset





POWER SUPPLY

+12V	11A Max.
+5V	11A Max.
+3.3V	9A Max.
+5V_AUX	2A Max.
-12V	0.5A Max.



+5V and +3.3V load sharing will not be greater than 85W

3.0 Volt BATTERY
CR2032
220 mAh
20mA Max

VBAT	0.25uA 0.75uW
ICH_VBAT	5uA 15uW



<http://laptop-motherboard-schematic.blogspot.com/>



VRD 10.0 ON BOARD
PRESCOTT FMB1
ICC, sustained=78A

VRD 9.0 ON BOARD
NORTHWOOD FMB2
ICC, peak.=90A
ICC, sustained=70A
82% Efficient
S0,S1

CPUCORE

VCORE

+3.3V ON BOARD
LINEAR REG.

+1.2V(VCCVID)
VIDPWRGD

PRESCOTT FMB1
VID,max.=1.35V , TDP=84W
ICC,Max=78A

NORTHWOOD FMB2
VID,max.=1.55V , ICC,peak.=90A , TDP=82W
ICC,Max=70A
S0,S1
0.15Amax, 0.18W

+3.3V CLOCK
0.28A 0.9W
S0,S1

+3.3V ON BOARD
LINEAR REG.

GMCH_VTT
1.6A 2.32W for Northwood
1.6A 1.96W for Prescott

GMCH_VDAC
FILTER

+1.5V
+2.5V_DUAL
+1.5V(VDAC)
+3.3V
4.65A 7W
4.9A 12.25W
60mA 90mW
200mA 0.66W
S0,S1,S3,S5

ICH 1.5V
+3.3V
VCORE
+5V
+5V_AUX
ICH_VBAT
+1.5VSB
+3.3V_AUX
990mA 1.485W
480mA 1.584W
2.5mA 3.25mW
5uA 25uW
10uA 50uW
5uA 15uW
289mA 953mW
S0,S1,S3,S5

+2.5V_DUAL
+1.25V(VTT_DDR)
6A 15W
S0,S1,S3
1.8A 2.25W
S0,S1

AGP 8X Connector

+1.5V
+3.3V_AUX
+3.3V
+5V
+12V
1.0A 1.5W
0.75A 2.475W
6A 19.8W
2A 10W
1A 12W
S0,S1

AUDIO
48mA 240mW
20mA 66mW
S0,S1

+12V ON BOARD
LINEAR REG.

(+1.8VSB_LAN)
+1.2VSB_LAN
+3VSB_LAN
+2.5VSB_LAN
(+3.3VSB_LAN)

BROADCOM NIC
0.2A 0.8W
0.33A 1.0W
S0,S1,S3,S5

+3.3V
+5V
+12V
-12V
+3.3V_AUX
PCI/SLOT/RISER
7.6A 25W
5A 25W
0.5A 6W
0.1A 1.2W
0.375A 1.24W

Refer to PCI 2.3 spec.

+5V
+12V
HDD 36G
0.7A 3.5W
0.7A 8.4W
S0

+5V
CD ROM
(Slim Type)
0.7A 3.5W
S0

+5V
+12V
FLOPPY
475mA 2.8W
0.25A 3W
S0

+3V
+3.3V_AUX
V_BAT
SUPER I/O
50mA 165mW
25mA 83mW
250nA 750nW
S0,S1,S3,S5

+5V_DUAL
+5V
+5V_AUX
PS2 KB/M
0.1A 0.5W
0.04A 0.2Waux
S0,S1,S3


-12V
+12V
+5V
1 SERIAL
2mA 20mW
100uA 500uW

+5V
PARALLEL
15mA 74mW
S0,S1

+5V_DUAL_USB
+5V
+5V_AUX
USB 8 PORT
4A 20W
0.32A 1.6W
S0,S1,S3


+3.3V
FWH
67mA 220mW
S0,S1

+12V
FAN / ea
0.5A 6W
S0,S1




Note: 1. I_{max} is mean to peak current referred to power distribution on page 4.
2. I_{dc} is mean to the sustain current, and is 80% of I_{max} current except V_{core} is 85%.
3. I_{ocp} is 1.5-2.0 times of I_{max}.

S5->S0




- 1.CPUCORE must rise after the voltage across 90% of +1.2V,andthe interval is within 1-5ms
- 2.VRD_OUTEN rises after the voltage across 90% of its specified value


S0->S3



S0->S5




S3->S0



- 1.CPUCORE must rise after the voltage across 90% of +1.2V,andthe interval is within 1-5ms
- 2.VRD_OUTEN rises after the voltage across 90% of its specified value




- S0:** Windows Running +12V,+5V_DUAL,+5V_AUX,+3.3V_SB+3.3V,+3.3V_AUX,+2.5V_DUAL,CPUCORE,+1.5V,+1.5VSB,+1.25V,+1.2V existed
S3: Windows Standby+5V_DUAL,+5V_AUX,+3.3V_SB,+3.3V_AUX,+1.5VSB,+2.5V_DUAL existed
S5: AC Power On Only+5V_AUX,+3.3V_SB,+1.5VSB existed

ASUS		Title : POWER SEQUENCE	
ASUSTeK COMPUTER INC		Engineer: Jason Lin	
Size A3	Project Name Phoenix 2	Rev X01	
Date: Tuesday, March 10, 2020		Sheet 6 of 52	



CLOCK TABLE

FS_B	FS_A	CPU
0	0	100
0	1	133
1	0	200
1	1	167









Afetr check with ICS, For CK409 spec :
 Max. External Cap = 2 x CL - Cs - Ci
 For X'tal Vendor :
 07-009021431 XTAL 14.318MHZ DIP 49US TXC 30PF/30PPM
 , MARKING: TXC/14.3x8x8 QVL: TXC,
 CL= 30pf
 For ICS952618F, Ci = 7pf
 For trace capacitance , Cs = 2.98pf
 Max. External Cap = 2 x 30 - 2.98 - 7 = 50.02pf
 47pf still meet sepc.


48 PIN IC

DESIGN NOTE: ICS 952621 / CYPRESS CY28405-2
 BOM default is ICS952621

ICS952621



ASUS Title : **CLOCK409**
 ASUSTeK COMPUTER INC Engineer: **Jason Lin**
 Size Project Name
 A3 **Phoenix 2** Rev
 Date: Tuesday, March 19, 2002 Sheet 7 of 52




<http://laptop-motherboard-schematic.blogspot.com/>


CAD NOTE: DATA: SIGNAL(S) ROUTE WITHIN SAME GROUP TO +/-25 MILS AND MUST BE LENGTH MATCHED TO THE STROBE.
 ADDRESS: SIGNAL(S) ROUTE WITHIN SAME GROUP TO +/-25 MILS AND MUST BE LENGTH MATCHED TO THE STROBE.
 STROBES: A STROBE AND ITS COMPLEMENT SHOULD BE ROUTED TO +/-10 MILS OF THE SAME LENGTH.
 DATA, ADDRESS, STROBE AND CLOCK SHOULD BE ROUTED 7MIL WITH A 13MIL SPACING.



PROCESSOR ITP RIGHT-ANGLE, SURFACE MOUNT ITP CONNECTOR

Proto only

Place Close to GMCH Pin# E8







<16,17> M_CHA_DQS[0..7] << M_CHA_DQS[0..7]
 <18,19> M_CHB_DQS[0..7] << M_CHB_DQS[0..7]
 <16,17> M_CHA_DM[0..7] << M_CHA_DM[0..7]
 <18,19> M_CHB_DM[0..7] << M_CHB_DM[0..7]

<8> PROCHOT# << 3P3V_PWRGOOD
 <20,28,30,31,33> PCI_RST_SYS# << 3P3V_PWRGOOD

<8> RS0# << MCH_REFSET
 <8> RS1# << MCH_REFSET
 <8> RS2# << MCH_REFSET

<16,17> M_CHA_CAS# << MCH_REFSET
 <18,19> M_CHB_CAS# << MCH_REFSET

<31> ICH_SYNC# << MCH_REFSET
 <8> HLOCK# << MCH_REFSET
 <38> GRP_HSYNC_2V_R << MCH_REFSET
 <8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

<8> HTRDY# << MCH_REFSET

SPRINGDALE

Title : SPRINGDALE - 2


ASUSTeK COMPUTER INC

Engineer: Jason Lin



Size	Project Name	Rev
A3	Phonex 2	X01

Date: Tuesday, March 18, 2023
Sheet: 12 of 52





SPRINGDALE



Put on Solder Side




ASUS		Title : SPRINGDALE - 4	
ASUSTeK COMPUTER INC		Engineer: Jason Lin	
Size	Project Name		Rev
A3	Phonex 2		X01
Date: Tuesday, March 19, 2023		Sheet 14 of 52	



Bas on formula from v1.3 Spec is $DDR\ RCOMP\ VOL = VCC_DDR * (1/4.112) \pm 2\% = 0.6323V$
 $DDR\ RCOMP\ VOH = VCC_DDR * (3.112/4.112) \pm 2\% = 1.9677V$

The 10K/30.1K will get 0.6484V and 1.9516V, but 10.2K/31.6K will get better value 0.6344V and 1.9655V.





<12,17> M_CHA_MAA[0..12] << M_CHA_MAA[0..12]



<12,17> M_CHA_DQ[0..63] << M_CHA_DQ[0..63]

<12,17> M_CHA_DQS[0..7] << M_CHA_DQS[0..7]



<12,17> M_CHA_DM[0..7] << M_CHA_DM[0..7]



Slave Addr : A0h














FOXCONN P/N: EE06217-BL7
ASUS P/N: 12-030021249

		Title : AGP 8X CONNECTOR	
ASUSTeK COMPUTER INC		Engineer: Jason Lin	
Size A3	Project Name Phoenix 2		Rev X01
Date Tuesday, March 18, 2003	Sheet 20	of 52	

Parallel ATA




Serial ATA





ASUS		Title : IDE CONNECTOR	
ASUSTeK COMPUTER INC		Engineer: Jason Lin	
Size	Project Name	Rev	
A3	Phoenix 2	X01	
Date: Tuesday, March 18, 2003		Sheet 22 of 52	


Dual USB CONNECTOR Port 2 & 3




Dual USB CONNECTOR Port 4 & 5




DELL Spec :
USB Wake-Up support S0/S1/S3



DELL Spec :
USB Wake-Up support S0/S1/S3






ASUS		Title : USB2.0 CONNECTORS	
ASUSTeK COMPUTER INC		Engineer: Jason Lin	
Size A3	Project Name Phoneix 2	Rev X01	
Date: Tuesday, March 19, 2002		Sheet 24 of 52	



PCI SLOT


Device#: 00h
INT#[D,A,B,C]
REQ#/GNT#[0]

PCI BUS RESTSTORS



CAD NOTE: PCI trace width / space = 5/7, the ICH5 to 1st PCI length = 4" to 10", 1st to 2nd PCI length = 1", 2nd to 3th PCI length = 1".

PCI DEVICE	PCI REQ/GNT	PCI IDSEL	PCI Clocks	INTA on device mapped to INTx	Device Number
PCI SLOT 1	REQ/GNT 0	A_D16	PCICLK_SL1	INT DABC	0




Placed near PCI Slot


Title : PCI SLOT 3

ASUSTeK COMPUTER INC Engineer: **Jason Lin**

Size	Project Name	Rev
A3	Phoenix 2	X01

Date: Tuesday, March 10, 2003 Sheet: 25 of 52









DELL Spec :
 USB Wake-Up support S0/S1/S3


Speed LED (Dual Color LED)
 Pin 9 + , Pin 10 - : Orange = 100Mbit
 Pin 9 - , Pin 10 + : Green = 10Mbit

Active LED (Yellow)
 Pin 7 -
 Pin 8 +




ATMEL AT93C46


For BCM4401 SPR0M SIZE



SPROM SIZE	R52	R50
1K	X	X
4K	X	V
16K	V	X



LAN power will be turn-off into
 S3/S4/S5 State for 1 watt
 initiative request



<Core Design>		ASUS®		Title : DIAGLED	
ASUSTek Computer Inc.		Engineer: Jason Lin			
Size	A3	Project Name	Phoenix 2	Rev	X01
Date:	Tuesday, March 18, 2003	Sheet	28	of	52


5

4

3

2


1



<Core Design>

ASUS		Title : Front Pannel	
ASUS Computer Inc.		Engineer: Jason Lin	
Size A3	Project Name Phoenix 2	Rev X01	
Date: Tuesday, March 18, 2003	Sheet 29 of 52		

FWH BIOS ROM





These four pins are part of the mechanism that allows Inputs multiple parts to be attached to the same bus. The strapping of these pins is used to identify the component. The boot device must have ID[3:0] = 0000 and it is recommended that all subsequent devices should use sequential up-count strapping. These pins are internally pulled-down with a resistor between 20-100 Kw

DESIGN NOTE:LEVEL SHIFTING FOR INIT# TO FWH (FOR INTEL FWH ONLY)

IC (Interface Configuration Pin) :
 This pin determines which interface is operational. When Configuration Pin held high, programmer mode is enabled and when held low, FWH mode is enabled. This pin must be setup at power-up or before return from reset and not change during device operation it cannot be left unconnected.


ASUS		Title : FWH BIOS ROM	
ASUSTeK COMPUTER INC		Engineer: Jason Lin	
Size	Project Name		Rev
A3	Phoenix 2		X01
Date: Tuesday, March 19, 2003		Sheet 20 of 52	





<Core Design>

ASUS		Title : POWER CONNECTOR
ASUSTek Computer Inc.		Engineer: Jason Lin
Size A3	Project Name Phoenix 2	Rev X01
Date: Tuesday, March 18, 2003		Sheet 32 of 52




FLP_HDSEL# is already pulled up at FDD side. It is not necessary to pull up this signal at mother board side. However, I've seen this signal has a pull-up resistor in a few designs, probably for FDD compatibility. I think you may reserve the footprint of this pull-up resistor.

"FLP_INDEX#", "FLP_TRK0#", "FLP_WP#", "FLP_RDATA#", "FLP_DSKCHG#" are input for 102 and these signals are of open drain type output from FDD. These 5 signals require 1K ohm pull-up resistor(to 5V) at mother board side.

<Core Design>		Title : Floppy Disk	
ASUS Computer Inc.		Engineer: Jason Lin	
Size	Project Name	Rev	
A3	Phoenix 2	X01	
Date: Tuesday, March 18, 2003	Sheet	34	of 52


Keyboard & Mouse Port





ASUS		Title : KBRD,MOUSE,SPKR....	
ASUSTek Computer Inc.		Engineer: Jason Lin	
Size	A3	Project Name	Phoenix 2
Date:	Tuesday, March 18, 2003	Sheet	35 of 52
		Rev	X01

Parallel Port

<3> PAR_PD[0..7] << PAR_PD[0..7]







LPT PORT



ASUS		Title : PARALLEL PORT	
ASUS Computer Inc.		Engineer: Jason Lin	
Size	Project Name	Rev	
A3	Phoenix 2	X01	
Date: Tuesday, March 18, 2003	Sheet	36	of 52

Serial Port




<Core Design>

ASUS Title: SERIAL PORT




ASUSTek Computer Inc. Engineer: Jason Lin

Size A3	Project Name Phoenix 2	Rev X01
Date: Tuesday, March 18, 2003	Sheet 37 of 52	

Video Port






Free Gate




<Core Design>


ASUS		Title : VIDEO INTERFACE	
ASUSTek Computer Inc.		Engineer: Jason Lin	
Size A3	Project Name Phoenix 2	Rev X01	
Date: Tuesday, March 18, 2003		Sheet 38 of 52	









CD-IN Conn.



Telephone IN Conn.




Onboard Buzzer




<Core Design>


ASUS		Title : AC97 - AMP / Conn	
ASUSTek Computer Inc.		Engineer: Jason Lin	
Size	Project Name	Rev	
A3	Phoenix 2	X01	
Date: Tuesday, March 18, 2003	Sheet	42	of 52



Battery




<Core Design>		ASUS®		Title : BATTERY	
ASUSTek Computer Inc.		Engineer: Jason Lin		Rev	
Size	A3	Project Name	Phoenix 2	X01	
Date:	Tuesday, March 18, 2003	Sheet	44	of	62




This page is left for EMI solution.

<Core Design>		ASUS®		Title : EMI/DECOUPLING	
ASUStek Computer Inc.		Engineer: Jason Lin		Rev	
Size	Project Name				Rev
A3	Phoneix 2				X01
Date: Tuesday, March 18, 2003		Sheet 45 of 52			

DELL M/B Claim




RESET BUTTON




Proto Only

POWER BUTTON





Proto Only

FAN Connector



Standby Power LED



TP_FVS1
GPI_FVS# <33>
HEADER_1X1P

<Core Design>


ASUS		Title : OTHER	
ASUSTek Computer Inc.		Engineer: Jason Lin	
Size A3	Project Name Phoenix 2	Rev X01	
Date: Tuesday, March 18, 2003		Sheet 46 of 52	

RT9181CB spec. :

Pd=570m W

Td(POG)=1 to 5mS; 2mS is Typical

Current Limit = 160mA @Rload=1 ohm

**Notification : U16 Source Priority**

1st:RT9181CB:06-007074210

2nd:MIC5258-1.2BM5:06-007095010


3rd:SN105125:06-00074110

AME1085AMCT spec. :

Dropout voltage=1.3V Typ. @ Io=10mA~3A

Ripple rejection ratio 72 dB Typ.

Rthj-c = 15°C / W

**Notification : U45 Source Priority**

1st:AME1085AMCT:06-007005430

2nd:AMS1085AMCT:06-007042120

$$V_{out} = V_{ref} * (1 + R2 / R1) + I_{adj} * R2$$

$$V_{ref} = 1.25V$$

$$I_{adj} = 50\mu A$$

+3.3V_AUX should be enabled that base on below conditions :

- 1.From +3.3V @ S0 / S1
- 2.From +3.3V_SB @ S3 / S4 / S5

+3.3V_AUX (Dual Power)

3.3V @ S0 / S1 / S3 / S4 / S5

AP4502 spec. :**N-CH**

Vds=20V , vgs= +/-12V

Rds(on)=18m ohm max @ Vgs= 4.5V ,Id= 8.3A

P-CH

Vds=20V , vgs= +/-12V


Rds(on)=65m ohm max @ Vgs= -2.5V ,Id= -4.5A

+5V_DUAL should be enabled that base on below conditions :

1. From +5V @ S0 / S1
2. From +5V_AUX @ S3

+5V_DUAL

5V @ S0 / S1 / S3 / S4 / S5

**AP4502 spec. :****N-CH**

Vds=20V , vgs= +/-12V

Rds(on)=18m ohm max @ Vgs= 4.5V ,Id= 8.3A


P-CH


Vds=20V , vgs= +/-12V





Rds(on)=65m ohm max @ Vgs= -2.5V ,Id= -4.5A

<Core Design>

ASUS		Title : 5V&3V_DUAL/3V_AUX/1.2V	
ASUSTek Computer Inc.		Engineer: Jason Lin	
Size A3	Project Name Phoenix 2	Rev X01	
Date: Tuesday, March 18, 2003	Sheet 48	of 52	








	Power OK not Ready	Power OK Ready, not fetch	S0	S1	S3	S4/S5	AC-OFF
PWRGOOD	L	H	H	H	L	L	L
LED_STATE	H	H	L	Blinking	Blinking	H	L
LED_WORKING	H	H	L	L	L	L	L
	Blinking Yellow	Steady Yellow	Steady Green	Blinking Green	Blinking Green	Both Off	Both Off

<Core Design>		Title : LED Control	
ASUSTek Computer Inc.		Engineer: Jason Lin	
Size A3	Project Name Phoenix 2	Rev X01	
Date: Tuesday, March 18, 2003		Sheet 51 of 52	

PCB Stackup Spec :




DETAIL A

18

DESIGN GEOMETRY	BUS	STANDARD	HOST CLOCKS	ETHERNET/S-ATA	USB2.0	DDR DATA	DDR CLOCK
	TYPE	SINGLE	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	SINGLE	DIFFERENTIAL
	TOLERANCE	60 OHMS TRACE	100 OHMS ±10%	100 OHMS ±10%	90 OHMS ±15%	50 OHMS ±15%	70 OHMS ±10%
	GEOMETRY (MILS)	TRACE WIDTH	TRACE/SPACE/TRACE	TRACE/SPACE/TRACE	TRACE/SPACE/TRACE	TRACE WIDTH	TRACE/SPACE/TRACE
	LAYER 1	5	6/10/6	6/10/6	7.5/7.5/7.5	7	8/5/8
	LAYER 2	VCC	VCC	VCC	VCC	VCC	VCC
	LAYER 3	GND	GND	GND	GND	GND	GND
	LAYER 4	5	6/10/6	6/10/6	7.5/7.5/7.5	7	8/5/8
	MEASUREMENT REQUIREMENTS	STACKUP	STACKUP	STACKUP	STACKUP	STACKUP	STACKUP

Impedance Control Test Trace



<Core Design>

ASUS		Title : LED Control	
ASUSTek Computer Inc.		Engineer: Jason Lin	
Size A3	Project Name Phoenix 2	Rev X01	
Date: Tuesday, March 18, 2003		Sheet 52 of 52	