

INTEL 845PE Preliminary Customer Reference Schematics

Revision 1.01

TITLE	SHEET
COVER SHEET	1
PROCESSOR (SOCKET478)	2, 3
NORTH BRIDGE (845PE)	4, 5, 6, 7
SOUTH BRIDGE (ICH4)	8, 9, 10
DDR Damping	11
DDR SDRAM	12
DDR TERMINATIONS	13
CLOCK	14
AGP SLOT	15
AMR SLOT & IDE	16, 17
PCI SLOT	18, 19
VGA CONNECTOR	20
SUPER I/O	21
AC97	22
POK_DUALSW	23
I/O CONNECTOR	24
FWH	25
DC-DC CONVERTERS	26
PHY_RTL8101L	27
USB 2.0	28
VCORE	29
MECHANICAL	30

NOT

		Title : COVER SHEET	
ASRock Computer Inc.		Engineer: Mars Tseng	
Size Custom	Project Name P4I45PE		Rev 1.01
Date: Wednesday, March 12, 2003		Sheet	1 of 30

<http://laptop-motherboard-schematic.blogspot.com/>

15 GADSTB0
15 GADSTB#0
15 GADSTB1
15 GADSTB#1
2 HADS#
15 AGPVREF_CG
14 HCLK_NB#
14 HCLK_NB
2 BNR#
2 BPR#
2 HBREQ#0
2 CPURST#
2 HDBSY#
2 HDEFER#
2 HDRDY#

15 GST[0..2]
2 HDBI[0..3]
2 HD#[0..58]
15 GAD[0..31]
15 GC/BE#[0..3]
2 HA#[3..31]

15 GDEVSEL#
15 GFRAME#
15 GGNT#
15 GIRDY#
15 GPAR
15 GREQ#
15 GSTOP#
15 GTRDY#
2 HASTB#0
2 HASTB#1

15 GSBSTB
15 GSBSTB#
15 GWRP#
14 68M_NB

15 GSB#A[0..7]
15 GPIPE#
15 GRBF#

20 LB
20 LG
20 DDCCLK
20 DDCDATA
14 48M_VGA

U1A
HADS# T36
GRCOMP L2
AGPVREF_CG W2
LB G15
LB# H16
BNR# T34
BPR#
HBREQ#0 M34
CPURST# D22
HDBSY# U31
DDCCLK D7
DDCCLK D7
HDEFER# N36
HDBI#0 N33
HDBI#1 C35
HDBI#2 C26
HDBI#3 C26
HDRDY# U36
48M_VGA D14
GAD0 V4
GAD1 V2
GAD2 V4
GAD3 V5
GAD4 U5
GAD5 U4
GAD6 U4
GAD7 V3
GAD8 T2
GAD9 T4
GAD10 T3
GAD11 R2
GAD12 R5
GAD13 R7
GAD14 P3
GAD15 T8
GAD16 P8
GAD17 K4
GAD18 J2
GAD19 K2
GAD20 M5

BROOKDALE-G

GAD21

GAD22

GAD23

GAD24

GAD25

GAD26

GAD27

GAD28

GAD29

GAD30

GAD31

GAD32

GAD33

GAD34

GAD35

GAD36

GAD37

GAD38

GAD39

GAD40

GAD41

GAD42

GAD43

GAD44

GAD45

GAD46

GAD47

GAD48

GAD49

GAD50

GAD51

GAD52

GAD53

GAD54

GAD55

GAD56

GAD57

GAD58

GAD59

GAD60

GAD61

GAD62

GAD63

GAD64

GAD65

GAD66

GAD67

GAD68

GAD69

GAD70

GAD71

GAD72

GAD73

GAD74

GAD75

GAD76

GAD77

GAD78

GAD79

GAD80

GAD81

GAD82

GAD83

GAD84

GAD85

GAD86

GAD87

GAD88

GAD89

GAD90

GAD91

GAD92

GAD93

GAD94

GAD95

GAD96

GAD97

GAD98

GAD99

GAD100

GAD101

GAD102

GAD103

GAD104

GAD105

GAD106

GAD107

GAD108

GAD109

GAD110

GAD111

GAD112

GAD113

GAD114

GAD115

GAD116

GAD117

GAD118

GAD119

GAD120

GAD121

GAD122

GAD123

GAD124

GAD125


GAD126

GAD127



GAD128

GAD129

GAD130






HD_8# J36 HD#8
HD_7# P35 HD#7
HD_6# L36 HD#6
HD_5# L33 HD#5
HD_4# R31 HD#4
HD_3# N34 HD#3
HD_2# R34 HD#2
HD_1# T30 HD#1
HD_0# T30 HD#0
HCLKP K30 HCLK_NB
HCLKN J31 HCLK_NB#
HCC_VREF P30
HADSTB_1# AE30 HASTB#1
HADSTB_0# AB35 HASTB#0
HA_VREF AD30
HA_31# AG31 HA#31
HA_30# AG33 HA#30
HA_29# AH35 HA#29
HA_28# AE31 HA#28
HA_27# AG36 HA#27
HA_26# AC34 HA#26
HA_25# AE34 HA#25
HA_24# AE36 HA#24
HA_23# AD34 HA#23
HA_22# AE36 HA#22
HA_21# AD34 HA#21
HA_20# AD35 HA#20
HA_19# AC36 HA#19
HA_18# AC31 HA#18
HA_17# AC36 HA#17
HA_16# AC31 HA#16
HA_15# AC36 HA#15
HA_14# AB36 HA#14
HA_13# AB34 HA#13
HA_12# AC34 HA#12
HA_11# AB34 HA#11
HA_10# AA36 HA#10
HA_9# Y35 HA#9
HA_8# AC33 HA#8
HA_7# Y36 HA#7






NOT

ASUS		Title : 845PE-1	
ASRock Computer Inc.		Engineer: Mars Tseng	
Size	Project Name	Rev	
A3	P4145PE	1.01	
Date: Wednesday, March 12, 2003		Sheet	4 of 30






SYSTEM MEMORY DECOUPLING






VSYSNC 20









NOT

ASUS		Title : 845PE-4	
ASRock Computer Inc.		Engineer: Mars Tseng	
Size	Project Name		Rev
A3	P4I45PE		1.01
Date: Wednesday, March 12, 2003		Sheet	7 of 30






DDR Damping Resistor





NOT



		Title : DDR Damping	
ASRock Computer Inc.		Engineer: Mars Tseng	
Size A3	Project Name P4I45PE		Rev 1.01
Date: Wednesday, March 12, 2003		Sheet	11 of 30



DDR SLOT1

















DDR SLOT2



NOT

ASUS		Title : DDR DIMM 1,2	
ASRock Computer Inc.		Engineer: MARS_TSENG	
Size A3	Project Name	P4145PE	Rev 1.01
Date: Wednesday, March 12, 2003		Sheet 12 of 30	



6,12 SWEA#
5,12 SCASA#
6,12 SRASA#

11,12 DQM0
11,12 DQM1
11,12 DQM2
11,12 DQM3
11,12 DQM4
11,12 DQM5
11,12 DQM6
11,12 DQM7

6,12 MAB1
6,12 MAB2
6,12 MAB4
6,12 MAB5

11,12 MD0
11,12 MD1
11,12 MD2
11,12 MD3
11,12 MD4
11,12 MD5
11,12 MD6
11,12 MD7
11,12 MD8
11,12 MD9
11,12 MD10
11,12 MD11
11,12 MD12
11,12 MD13
11,12 MD14
11,12 MD15
11,12 MD16
11,12 MD17
11,12 MD18
11,12 MD19
11,12 MD20
11,12 MD21
11,12 MD22
11,12 MD23
11,12 MD24
11,12 MD25
11,12 MD26
11,12 MD27
11,12 MD28
11,12 MD29
11,12 MD30
11,12 MD31

11,12 MD32
11,12 MD33
11,12 MD34
11,12 MD35
11,12 MD36
11,12 MD37
11,12 MD38
11,12 MD39
11,12 MD40
11,12 MD41
11,12 MD42
11,12 MD43
11,12 MD44
11,12 MD45
11,12 MD46
11,12 MD47
11,12 MD48
11,12 MD49
11,12 MD50
11,12 MD51
11,12 MD52
11,12 MD53
11,12 MD54
11,12 MD55
11,12 MD56
11,12 MD57
11,12 MD58
11,12 MD59
11,12 MD60
11,12 MD61
11,12 MD62
11,12 MD63

5,12 CS#0
5,12 CS#1
5,12 CS#2
5,12 CS#3
5,12 CKE0
5,12 CKE1
5,12 CKE2
5,12 CKE3

6,12 MAA0
6,12 MAA1
6,12 MAA2
6,12 MAA3
6,12 MAA4
6,12 MAA5
6,12 MAA6
6,12 MAA7
6,12 MAA8
6,12 MAA9
6,12 MAA10
6,12 MAA11
6,12 MAA12

5,12 BAA0
5,12 BAA1


11,12 DQS[0..7]

NOT









		Title : DDR TERMINATION	
ASRock Computer Inc.		Engineer: Mars Tseng	
Size A3	Project Name P4145PE		Rev 1.01
Date: Wednesday, March 12, 2003		Sheet 13 of 30	

4 GST[0..2] <<=====
 4 GSBA[0..7] <<=====
 4 GAD[0..31] <<=====
 4 GC/BE[0..3] <<=====

8,18,19,27 INTB#
 14 66M AGP
 4 GREQ#



RP1 STUB MAX 500MIL




NOT

		Title : AGP SLOT	
VeryTek Computer Inc.		Engineer: Mars Tseng	
Size Custom	Project Name	P4I45PE	Rev
Date: Wednesday, March 12, 2003			1.0
Sheet		15	of 30

AMR SLOT








AMR1




NOT

ASUS		Title : AMR SLOT	
ASRock Computer Inc.		Engineer: Mars Tseng	
Size A4	Project Name		Rev 1.01
Date: Wednesday, March 12, 2003		Sheet	16 of 30

IDE1




IDE2



NOT


ASUS		Title : IDE 1&2	
<OrgName>		Engineer: Mars Tseng	
Size	Project Name	P4145PE	Rev 1.01
Custom			
Date: Wednesday, March 12, 2003		Sheet 17	of 30







PCI SLOT4

ABCD
IDSEL AD23




PCI SLOT5

EFGH
IDSEL AD24





Placed near PCI Slot



NOT

ASUS		Title : PCI Slot 4,5	
<OrgName>		Engineer: Mars Tseng	
Size	Project Name	P4I45PE	Rev 1.01
A3			
Date: Wednesday, March 12, 2003		Sheet	19 of 30






NOT

ASUS		Title : VGA CONNECTOR	
ASRock Computer Inc.		Engineer: MARS_TSENG	
Size	Project Name		Rev
A3	P4I45GL		1.01
Date: Wednesday, March 12, 2003		Sheet	20 of 30

Note :
AGND_A 透過 (與 Copper Hole) 切割與 GND 連接

8,16 SYNC >>>
8,16 BITCLK >>>
8,16 SDOUT >>>
8,16 ACRST# >>>








When front panel isn't installed or for some chassis, the jumper must be added on JR1, J1.1. Otherwise, the backpanel can't use


JR1, J1.1
1 LOUT R
2 BLOUT R
3 LOUT L
4 BLOUT L

Pin 1,2 => JR1
Pin 3,4 => J1.1


11/13 Update

<http://laptop-motherboard-schematic.blogspot.com/>






FRONT PANEL




slk screen?
ACPILED is Hi-Z in S4/S5, defined in others.
After RSMRST#, it's "Output Low"!

9.21 PWRBTN#



C164




11/13 Update




26 PSON#








Around the ATX Power Connector



替代料:07-005086110 ap4500





<http://laptop-motherboard-schematic.blogspot.com/>






NOT


ASUS		Title : POK_DUALSW	
VeryTek Computer Inc.		Engineer: Mars Tseng	
Size	Custom	Project Name	P4145PE
Date: Wednesday, March 12, 2003	Sheet	23	of 30





COM1




FDD




KB/MOUSE



Parallel Port





IR



NOT



ASUS		Title : IO Connector	
<OrgName>		Engineer: Mars Tseng	
Size A3	Project Name P4145PE	Rev 1.01	
Date: Wednesday, March 12, 2003		Sheet 24 of 30	




<http://laptop-motherboard-schematic.blogspot.com/>

NOT






ASUS		Title : FWH	
ASRock Computer Inc.		Engineer: Mars Tseng	
Size A3	Project Name	P4145PE	Rev 1.01
Date: Wednesday, March 12, 2003		Sheet 25	of 30



<http://laptop-motherboard-schematic.blogspot.com/>











<http://laptop-motherboard-schematic.blogspot.com/>




NOT

ASUS		Title : USB PORT	
ASRock Computer Inc.		Engineer: Mars Tseng	
Size A3	Project Name	P4I45PE	Rev 1.01
Date: Wednesday, March 12, 2003		Sheet	28 of 30



<http://laptop-motherboard-schematic.blogspot.com/>



NOT

ASUS		Title : MECHANICAL	
Verytek Computer Inc.		Engineer: Mars Tseng	
Size A	Project Name		Rev 1.01
Date: Wednesday, March 12, 2003		Sheet	30 of 30