

INTEL 845GL Preliminary Customer Reference Schematics


Revision 1.00

TITLE	SHEET
COVER SHEET	1
PROCESSOR (SOCKET478)	2, 3
NORTH BRIDGE (845GL)	4, 5, 6, 7
SOUTH BRIDGE (ICH4)	8, 9, 10
DDR Damping	11
DDR SDRAM	12
DDR TERMINATIONS	13
SDRAM	14
CLOCK	15
AGP SLOT	16
AMR SLOT & IDE	17, 18
PCI SLOT	19
VGA CONNECTOR	20
SUPER I/O	21
AC97	22
POK_DUALSW	23
I/O CONNECTOR	24
FWH	25
DC-DC CONVERTERS	26
PHY_RTL8101L	27
USB 2.0	28
VCORE	29
MECHANICAL	30
ZDB	31

<http://laptop-motherboard-schematic.blogspot.com/>

NOT

		Title : COVER SHEET	
ASRock Computer Inc.		Engineer: MARS TSENG	
Size	Project Name		Rev
Custom	P4I45GL		1.00
Date: Friday, January 17, 2003		Sheet	1 of 31



16 GADSTB0
16 GADSTB0
16 GADSTB1
16 GADSTB#1
2 HADS#
16 AGPVREF_CG
15 HCLK_NB#
2 BNR#
2 BPRI#
2 HBREQ#0
2 CPURST#
2 HDBSY#
2 HDEFER#
2 HADRDY#

16 GSTJ[0..2]
2 HDBI[0..3]
2 HD#[0..58]
16 GADJ[0..31]
16 GC/BE#[0..3]
2 HA#[3..31]

16 GDEVSEL#
16 GFRAME#
16 GGNT#
16 GIRDY#
16 GPAR
16 GREQ#
16 GSTOP#
16 GTROY#
2 HASTB#0
2 HASTB#1

16 GSBSTB
16 GSBSTB#
16 GWBF#
15 66M_NB
20 LB
20 LG
20 DDCCLK
20 DDCDATA

16 GSA[0..7]
16 GPIPE#
15 48M_VGA
16 GRBF#



HADS# T36
GRCOMP L2
AGPVREF_CG W2
LB G15
LB# H16
BNR# T34
BPRI# M34
HBREQ#0 BREQ#
CPURST# U33
HDBSY# U31
DDCCLK D7
DDCDATA C7
RDEFER# N36
HDBI#0 N33
HDBI#1 C35
HDBI#2 B33
HDBI#3 C26
HARDY# U36
48M_VGA D14
GAD0 V4
GAD1 V2
GAD2 W4
GAD3 W5
GAD4 U5
GAD5 U4
GAD6 U2
GAD7 V3
GAD8 T2
GAD9 T3
GAD10 T4
GAD11 R2
GAD12 R5
GAD13 T8
GAD14 P3
GAD15 P8
GAD16 K4
GAD17 K2
GAD18 J2
GAD19 J2
GAD20 M3




BROOKDALE-G






GAD21 L4
GAD22 L4
GAD23 L4
GAD24 K3
GAD25 K3
GAD26 K4
GAD27 J5
GAD28 J7
GAD29 J7
GAD30 K3
GAD31 K4
GAD32 V8
GAD33 U7
GAD34 M3
GAD35 M3
GAD36 R7
GAD37 R7
GAD38 M2
GAD39 M2
GAD40 M2
GAD41 M2
GAD42 M2
GAD43 M2
GAD44 M2
GAD45 M2
GAD46 M2
GAD47 M2
GAD48 M2
GAD49 M2
GAD50 M2
GAD51 M2
GAD52 M2
GAD53 M2
GAD54 M2
GAD55 M2
GAD56 M2
GAD57 M2
GAD58 M2
GAD59 M2
GAD60 M2
GAD61 M2
GAD62 M2
GAD63 M2
GAD64 M2
GAD65 M2
GAD66 M2
GAD67 M2
GAD68 M2
GAD69 M2
GAD70 M2
GAD71 M2
GAD72 M2
GAD73 M2
GAD74 M2
GAD75 M2
GAD76 M2
GAD77 M2
GAD78 M2
GAD79 M2
GAD80 M2
GAD81 M2
GAD82 M2
GAD83 M2
GAD84 M2
GAD85 M2
GAD86 M2
GAD87 M2
GAD88 M2
GAD89 M2
GAD90 M2
GAD91 M2
GAD92 M2
GAD93 M2
GAD94 M2
GAD95 M2
GAD96 M2
GAD97 M2
GAD98 M2
GAD99 M2
GAD100 M2

HD_58# HD_57# HD_56# HD_55# HD_54# HD_53# HD_52# HD_51# HD_50# HD_49# HD_48# HD_47# HD_46# HD_45# HD_44# HD_43# HD_42# HD_41# HD_40# HD_39# HD_38# HD_37# HD_36# HD_35# HD_34# HD_33# HD_32# HD_31# HD_30# HD_29# HD_28# HD_27# HD_26# HD_25# HD_24# HD_23# HD_22# HD_21# HD_20# HD_19# HD_18# HD_17# HD_16# HD_15# HD_14# HD_13# HD_12# HD_11# HD_10# HD_9#
HCC_VREF P30
HADSTB_1# AE30
HADSTB_0# AB35
HA_VREF AD30
HA_31# AG31
HA_30# AG33
HA_29# AH35
HA_28# AE31
HA_27# AG36
HA_26# AG34
HA_25# AE33
HA_24# AE36
HA_23# AE36
HA_22# AD34
HA_21# AE34
HA_20# AD35
HA_19# AD36
HA_18# AE35
HA_17# AC31
HA_16# AC36
HA_15# AB36
HA_14# Y34
HA_13# AB34
HA_12# AC34
HA_11# AA36
HA_10# Y35
HA_9# AC33
HA_8# Y36
HA_7#

GTLREF_MCH GTLREF_MCH 5











NOT

DDR Damping Resistor


5 RMD3_SMD4	1	10	2 RN4A MD3_SMD4	12,13,14	MD3_SMD4
5 RMD7_SMD35	3	10	4 RN4B MD7_SMD35	12,13,14	MD7_SMD35
5 RMD6_SMD3	5	10	6 RN4C MD6_SMD3	12,13,14	MD6_SMD3
5 RMD2_SMD34	7	10	8 RN4D MD2_SMD34	12,13,14	MD2_SMD34
5 RMD1_SMD33	1	10	2 RN5A MD1_SMD33	12,13,14	MD1_SMD33
5 RMD5_SMD1	3	10	4 RN5B MD5_SMD1	12,13,14	MD5_SMD1
5 RMD4_SMD32	5	10	6 RN5C MD4_SMD32	12,13,14	MD4_SMD32
5 RMD0_SMD0	7	10	8 RN5D MD0_SMD0	12,13,14	MD0_SMD0
5 RMD13_SMD6	1	10	2 RN6A MD13_SMD6	12,13,14	MD13_SMD6
5 RMD12_SMD37	3	10	4 RN6B MD12_SMD37	12,13,14	MD12_SMD37
5 RMD9_SMD5	5	10	6 RN6C MD9_SMD5	12,13,14	MD9_SMD5
5 RMD8_SMD36	7	10	8 RN6D MD8_SMD36	12,13,14	MD8_SMD36
5 RMD11_SMD40	1	10	2 RN7A MD11_SMD40	12,13,14	MD11_SMD40
5 RMD10_SMD8	3	10	4 RN7B MD10_SMD8	12,13,14	MD10_SMD8
5 RMD15_SMD39	5	10	6 RN7C MD15_SMD39	12,13,14	MD15_SMD39
5 RMD14_SMD7	7	10	8 RN7D MD14_SMD7	12,13,14	MD14_SMD7
5 RMD21_SMD42	1	10	2 RN8A MD21_SMD42	12,13,14	MD21_SMD42
5 RMD17_SMD10	3	10	4 RN8B MD17_SMD10	12,13,14	MD17_SMD10
5 RMD16_SMD9	5	10	6 RN8C MD16_SMD9	12,13,14	MD16_SMD9
5 RMD20_SMD41	7	10	8 RN8D MD20_SMD41	12,13,14	MD20_SMD41
5 RMD23_SMD45	1	10	2 RN9A MD23_SMD45	12,13,14	MD23_SMD45
5 RMD19_SMD44	3	10	4 RN9B MD19_SMD44	12,13,14	MD19_SMD44
5 RMD22_SMD12	5	10	6 RN9C MD22_SMD12	12,13,14	MD22_SMD12
5 RMD18_SMD11	7	10	8 RN9D MD18_SMD11	12,13,14	MD18_SMD11
5 RMD25_SMD47	1	10	2 RN10A MD25_SMD47	12,13,14	MD25_SMD47
5 RMD29_SMD14	3	10	4 RN10B MD29_SMD14	12,13,14	MD29_SMD14
5 RMD28_SMD46	5	10	6 RN10C MD28_SMD46	12,13,14	MD28_SMD46
5 RMD24_SMD13	7	10	8 RN10D MD24_SMD13	12,13,14	MD24_SMD13
5 RMD31_SDQM5	1	10	2 RN11A MD31_SDQM5	12,13,14	MD31_SDQM5
5 RMD27_SDQM1	3	10	4 RN11B MD27_SDQM1	12,13,14	MD27_SDQM1
5 RMD30_SDQM4	5	10	6 RN11C MD30_SDQM4	12,13,14	MD30_SDQM4
5 RMD26_SDQM0	7	10	8 RN11D MD26_SDQM0	12,13,14	MD26_SDQM0
5 RMD37_SDQM7	1	10	2 RN12A MD37_SDQM7	12,13,14	MD37_SDQM7
5 RMD33_SDQM3	3	10	4 RN12B MD33_SDQM3	12,13,14	MD33_SDQM3
5 RMD36_SDQM6	5	10	6 RN12C MD36_SDQM6	12,13,14	MD36_SDQM6
5 RMD32_SDQM2	7	10	8 RN12D MD32_SDQM2	12,13,14	MD32_SDQM2
5 RMD35_SMD18	1	10	2 RN13A MD35_SMD18	12,13,14	MD35_SMD18
5 RMD39_SMD49	3	10	4 RN13B MD39_SMD49	12,13,14	MD39_SMD49
5 RMD38_SMD17	5	10	6 RN13C MD38_SMD17	12,13,14	MD38_SMD17
5 RMD34_SMD48	7	10	8 RN13D MD34_SMD48	12,13,14	MD34_SMD48
5 RMD41_SMD20	1	10	2 RN14A MD41_SMD20	12,13,14	MD41_SMD20
5 RMD45_SMD51	3	10	4 RN14B MD45_SMD51	12,13,14	MD45_SMD51
5 RMD44_SMD19	5	10	6 RN14C MD44_SMD19	12,13,14	MD44_SMD19
5 RMD40_SMD50	7	10	8 RN14D MD40_SMD50	12,13,14	MD40_SMD50
5 RMD47_SMD22	1	10	2 RN15A MD47_SMD22	12,13,14	MD47_SMD22
5 RMD43_SMD54	3	10	4 RN15B MD43_SMD54	12,13,14	MD43_SMD54
5 RMD46_SMD21	5	10	6 RN15C MD46_SMD21	12,13,14	MD46_SMD21
5 RMD42_SMD53	7	10	8 RN15D MD42_SMD53	12,13,14	MD42_SMD53
5 RMD53_SMD56	1	10	2 RN16A MD53_SMD56	12,13,14	MD53_SMD56
5 RMD52_SMD24	3	10	4 RN16B MD52_SMD24	12,13,14	MD52_SMD24
5 RMD49_SMD23	5	10	6 RN16C MD49_SMD23	12,13,14	MD49_SMD23
5 RMD48_SMD55	7	10	8 RN16D MD48_SMD55	12,13,14	MD48_SMD55
5 RMD51_SMD27	1	10	2 RN17A MD51_SMD27	12,13,14	MD51_SMD27
5 RMD50_SMD58	3	10	4 RN17B MD50_SMD58	12,13,14	MD50_SMD58
5 RMD55_SMD26	5	10	6 RN17C MD55_SMD26	12,13,14	MD55_SMD26
5 RMD54_SMD57	7	10	8 RN17D MD54_SMD57	12,13,14	MD54_SMD57
5 RMD57_SMD61	1	10	2 RN18A MD57_SMD61	12,13,14	MD57_SMD61
5 RMD61_SMD28	3	10	4 RN18B MD61_SMD28	12,13,14	MD61_SMD28
5 RMD56_SMD60	5	10	6 RN18C MD56_SMD60	12,13,14	MD56_SMD60
5 RMD60_SMD59	7	10	8 RN18D MD60_SMD59	12,13,14	MD60_SMD59
5 RMD59_SMD63	1	10	2 RN19A MD59_SMD63	12,13,14	MD59_SMD63
5 RMD62_SMD30	3	10	4 RN19B MD62_SMD30	12,13,14	MD62_SMD30
5 RMD58_SMD62	5	10	6 RN19C MD58_SMD62	12,13,14	MD58_SMD62
5 RMD63_SMD31	7	10	8 RN19D MD63_SMD31	12,13,14	MD63_SMD31





5 RDQS0	1	10	2 R72 MD30_SMD2	12,13	DQS0
5 RDQS1	3	10	4 R73 MD31_SMD38	12,13	DQS1
5 RDQS2	5	10	6 R74 MD32_SMD43	12,13	DQS2
5 RDQS3	7	10	8 R75 MD33_SMD15	12,13	DQS3
5 RDQS4	9	10	10 R76 MD34_SMD16	12,13	DQS4
5 RDQS5	11	10	12 R77 MD35_SMD52	12,13	DQS5
5 RDQS6	13	10	14 R78 MD36_SMD25	12,13	DQS6
5 RDQS7	15	10	16 R79 MD37_SMD29	12,13	DQS7
5 RDQM0_SMD2	1	10	2 R80 MD38_SMD2	12,13,14	DQM0_SMD2
5 RDQM1_SMD38	3	10	4 R81 MD39_SMD38	12,13,14	DQM1_SMD38
5 RDQM2_SMD43	5	10	6 R82 MD40_SMD43	12,13,14	DQM2_SMD43
5 RDQM3_SMD15	7	10	8 R83 MD41_SMD15	12,13,14	DQM3_SMD15
5 RDQM4_SMD16	9	10	10 R84 MD42_SMD16	12,13,14	DQM4_SMD16
5 RDQM5_SMD52	11	10	12 R85 MD43_SMD52	12,13,14	DQM5_SMD52
5 RDQM6_SMD25	13	10	14 R86 MD44_SMD25	12,13,14	DQM6_SMD25
5 RDQM7_SMD29	15	10	16 R87 MD45_SMD29	12,13,14	DQM7_SMD29

NOT

ASUS		Title : DDR Damping	
ASRock Computer Inc.		Engineer: MARS_TSENG	
Size A3	Project Name	P4145GL	
Date: Friday, January 17, 2003	Sheet	11	of 31



DDR SLOT2



		Title : DDR DIMM 1,2	
ASRock Computer Inc.		Engineer: MARS_TSENG	
Size A3	Project Name P4I45GL		Rev 1.00
Date: Friday, January 17, 2003		Sheet	12 of 31

MD1_SMD33 1 75 2 RN20A JMD1
MD5_SMD1 3 75 4 RN20B JMD5
MD4_SMD32 5 75 6 RN20C JMD4
MD0_SMD0 7 75 8 RN20D JMD0

MD3_SMD4 1 75 2 RN22A JMD3
MD7_SMD35 3 75 4 RN22B JMD7
MD6_SMD3 5 75 6 RN22C JMD6
MD2_SMD34 7 75 8 RN22D JMD2

MD13_SMD6 1 75 2 RN24A JMD13
MD12_SMD37 3 75 4 RN24B JMD12
MD9_SMD5 5 75 6 RN24C JMD9
MD8_SMD36 7 75 8 RN24D JMD8

MD11_SMD40 1 75 2 RN27A JMD11
MD10_SMD8 3 75 4 RN27B JMD10
MD15_SMD39 5 75 6 RN27C JMD15
MD14_SMD7 7 75 8 RN27D JMD14

MD21_SMD42 1 75 2 RN30A JMD21
MD17_SMD10 3 75 4 RN30B JMD17
MD16_SMD9 5 75 6 RN30C JMD16
MD20_SMD41 7 75 8 RN30D JMD20

MD23_SMD45 1 75 2 RN33A JMD23
MD19_SMD44 3 75 4 RN33B JMD19
MD22_SMD12 5 75 6 RN33C JMD22
MD18_SMD11 7 75 8 RN33D JMD18

MD25_SMD47 1 75 2 RN36A JMD25
MD29_SMD14 3 75 4 RN36B JMD29
MD28_SMD46 5 75 6 RN36C JMD28
MD24_SMD13 7 75 8 RN36D JMD24

MD31_SDQM5 1 75 2 RN39A JMD31
MD27_SDQM1 3 75 4 RN39B JMD27
MD30_SDQM4 5 75 6 RN39C JMD30
MD26_SDQM0 7 75 8 RN39D JMD26

6,12,14 SWEA#_SCKE3
5,12,14 SCASA#_SCKE1
6,12,14 SRASA#_SCKE0

11,12,14 DQM0_SMD2
11,12,14 DQM1_SMD38
11,12,14 DQM2_SMD43
11,12,14 DQM3_SMD15
11,12,14 DQM4_SMD16
11,12,14 DQM5_SMD52
11,12,14 DQM6_SMD25
11,12,14 DQM7_SMD29

6,12,14 MAB1_SBAA1
6,12,14 MAB2_SMAA9
6,12,14 MAB4_SMAA2
6,12,14 MAB5_SCS#0

MAA6 R91 1 75 JMAA6
BAA0_SCKE2 R92 1 2 75 JBA00
BAA1_SMAA12 R93 1 2 75 JBAA1

CKE0 R94 1 2 75 JCKE0
CKE1 R95 1 2 75 JCKE1
CKE2_SSWEA# R96 1 2 75 JCKE2
CKE3_SSCASA#R97 1 2 75 JCKE3

MD37_SDQM7 1 75 2 RN25A JMD37
MD33_SDQM3 3 75 4 RN25B JMD33
MD36_SDQM6 5 75 6 RN25C JMD36
MD32_SDQM2 7 75 8 RN25D JMD32

MD35_SMD18 1 75 2 RN28A JMD35
MD39_SMD49 3 75 4 RN28B JMD39
MD38_SMD17 5 75 6 RN28C JMD38
MD34_SMD48 7 75 8 RN28D JMD34

MD41_SMD20 1 75 2 RN31A JMD41
MD45_SMD51 3 75 4 RN31B JMD45
MD44_SMD19 5 75 6 RN31C JMD44
MD40_SMD50 7 75 8 RN31D JMD40

MD47_SMD22 1 75 2 RN34A JMD47
MD43_SMD54 3 75 4 RN34B JMD43
MD46_SMD21 5 75 6 RN34C JMD46
MD42_SMD53 7 75 8 RN34D JMD42

MD53_SMD56 1 75 2 RN37A JMD53
MD52_SMD24 3 75 4 RN37B JMD52
MD49_SMD23 5 75 6 RN37C JMD49
MD48_SMD55 7 75 8 RN37D JMD48

SWEA#_SCKE3 R99 75 JSWEA#
SCASA#_SCKE1 R102 75 JSCASA#
SRASA#_SCKE0 R105 75 JSRASA#
DQM0_SMD2 R108 75 JDQM0
DQM1_SMD38 R111 75 JDQM1
DQM2_SMD43 R114 75 JDQM2

11,12,14 MD0_SMD0
11,12,14 MD1_SMD33
11,12,14 MD2_SMD34
11,12,14 MD3_SMD4
11,12,14 MD4_SMD32
11,12,14 MD5_SMD1
11,12,14 MD6_SMD3
11,12,14 MD7_SMD35
11,12,14 MD8_SMD36
11,12,14 MD9_SMD5
11,12,14 MD10_SMD8
11,12,14 MD11_SMD40
11,12,14 MD12_SMD37
11,12,14 MD13_SMD6
11,12,14 MD14_SMD7
11,12,14 MD15_SMD39
11,12,14 MD16_SMD9
11,12,14 MD17_SMD10
11,12,14 MD18_SMD11
11,12,14 MD19_SMD44
11,12,14 MD20_SMD41
11,12,14 MD21_SMD42
11,12,14 MD22_SMD12
11,12,14 MD23_SMD45
11,12,14 MD24_SMD13
11,12,14 MD25_SMD47
11,12,14 MD26_SDQM0
11,12,14 MD27_SDQM1
11,12,14 MD28_SMD46
11,12,14 MD29_SMD14
11,12,14 MD30_SDQM4
11,12,14 MD31_SDQM5

MD51_SMD27 1 75 2 RN21A JMD51
MD50_SMD58 3 75 4 RN21B JMD50
MD55_SMD26 5 75 6 RN21C JMD55
MD54_SMD57 7 75 8 RN21D JMD54

MD57_SMD61 1 75 2 RN23A JMD57
MD61_SMD28 3 75 4 RN23B JMD61
MD56_SMD60 5 75 6 RN23C JMD56
MD60_SMD59 7 75 8 RN23D JMD60

MD63_SMD31 1 75 2 RN26A JMD63
MD59_SMD63 3 75 4 RN26B JMD59
MD62_SMD30 5 75 6 RN26C JMD62
MD58_SMD62 7 75 8 RN26D JMD58

MAA10_SBAA0 1 75 2 RN29A JMAA10
MAA0_SMAA10 3 75 4 RN29B JMAA0
MAB2_SMAA9 5 75 6 RN29C JMAB2
MAA2_SMAA8 7 75 8 RN29D JMAA2

MAB4_SMAA2 1 75 2 RN32A JMAB4
MAA7_SMAA1 3 75 4 RN32B JMAA7
MAA3_SMAA9 5 75 6 RN32C JMAA3
MAA5 7 75 8 RN32D JMAA5

MAA5_SSRASA# 1 75 2 RN35A JMAA5
MAA11_SCS#5 3 75 4 RN35B JMAA11
MAA12_SCS#1 5 75 6 RN35C JMAA12
MAA9_SCS#4 7 75 8 RN35D JMAA9

CS#0_SCS#2 1 75 2 RN38A JCS#0
CS#3_SCS#7 3 75 4 RN38B JCS#3
CS#1_SCS#6 5 75 6 RN38C JCS#1
CS#2_SCS#3 7 75 8 RN38D JCS#2


DQM3_SMD15 R98 75 JDQM3
DQM4_SMD16 R100 75 JDQM4
DQM5_SMD52 R103 75 JDQM5
DQM6_SMD25 R106 75 JDQM6
DQM7_SMD29 R109 75 JDQM7
MAB1_SBAA1 R112 33 JMAB1
MAA1_SMAA11 R115 33 JMAA1
MAA4_SMAA3 R117 33 JMAA4

5,12,14 CS#0_SCS#2
5,12,14 CS#1_SCS#6
5,12,14 CS#2_SCS#3
5,12,14 CS#3_SCS#7
5,12 CKE0
5,12 CKE1
5,12,14 CKE2_SSWEA#
5,12,14 CKE3_SSCASA#

6,12,14 MAA0_SMAA10
6,12,14 MAA1_SMAA11
6,12,14 MAA2_SMAA8
6,12,14 MAA3_SMAA0
6,12,14 MAA4_SMAA3
6,12,14 MAA5_SSRASA#
6,12 MAA6
6,12,14 MAA7_SMAA1
6,12 MAA8
6,12,14 MAA9_SCS#4
6,12,14 MAA10_SBAA0
6,12,14 MAA11_SCS#5
6,12,14 MAA12_SCS#1

5,12,14 BAA0_SCKE2
5,12,14 BAA1_SMAA12

11,12 DQS[0..7]



NOT

ASUS		Title : DDR TERMINATION	
ASRock Computer Inc.		Engineer: MARS_TSENG	
Size A3	Project Name P4145GL	Rev 1.00	
Date: Friday, January 17, 2003		Sheet	13 of 31

4 GST[0..2] <<=====

4 GSBA[0..7] <<=====

4 GAD[0..31] <<=====

4 GC/BE#[0..3] <<=====

8,19,27 INTB#

15 66M AGP

4 GREQ#

4 GRBF#

4 GSBSTB

4 GADSTB1

4 GIRDY#


4 GDEVEL#

4 GADSTB0








4 AGPVREF_CG

AGP1

SLOT_124P



RP1 STUB MAX 500MIL



<http://laptop-motherboard-schematic.blogspot.com/>

NOT

ASUS Title : AGP SLOT

ASRock Computer Inc. Engineer: MARS TSENG


Size Project Name

Custom **P4145GL**

Date: Friday, January 17, 2003 Sheet 16 of 31 Rev 1.00

AMR SLOT







AMR1 /AMR




Note: This AMR Slot only support MODEM

NOT


ASUS		Title : AMR SLOT	
ASRock Computer Inc.		Engineer: MARS_TSENG	
Size A4	Project Name P4I45GL		Rev 1.00
Date: Friday, January 17, 2003		Sheet 17 of 31	



IDE1




IDE2



NOT

ASUS		Title : IDE 1&2	
ASRock Computer Inc.		Engineer: MARS_TSENG	
Size Custom	Project Name P4I45GL	Rev 1.00	
Date: Friday, January 17, 2003		Sheet 18 of 31	







<http://laptop-motherboard-schematic.blogspot.com/>


NOT

ASUS		Title : VGA CONNECTOR	
ASRock Computer Inc.		Engineer: MARS_TSENG	
Size A3	Project Name P4145GL		Rev 1.00
Date: Friday, January 17, 2003		Sheet 20	of 31








FRONT PANEL







<http://laptop-motherboard-schematic.blogspot.com/>

silk screen?
ACPILED is Hi-Z in S4/S5, defined in others.
After RSMRST#, it's "Output Low"!





Around the ATX Power Connector




NOT



		Title : POK_DUALSW	
ASRock Computer Inc.		Engineer: MARS_TSENG	
Size Custom	Project Name P4I45GL		Rev 1.00
Date: Friday, January 17, 2003		Sheet 23 of 31	



FDD




KB/MOUSE






<http://laptop-motherboard-schematic.blogspot.com/>

Parallel Port







IR






NOT











<http://laptop-motherboard-schematic.blogspot.com/>

NOT

ASUS		Title : POWER	
ASRock Computer Inc.		Engineer: MARS_TSENG	
Size	Project Name		Rev
Custom	P4I45GL		1.00
Date: Friday, January 17, 2003		Sheet	26 of 31








3.21 HVID[0.4]

1.3M0hm will result in 200kHz switching frequency
need to fine tune between thermal and transient....


change VSEN net to Vcore directly, not to use REMOTE SENSE buffer



Vcore > Vdac : vcore and gnd divider feedback
Vcore < Vdac : vcore and +5v divider feedback

Placed on the socket's Cave


<http://laptop-motherboard-schematic.blogspot.com/>



ST, Eric Chou, 0933-228-512


Use 1500U/6.3V, 10x20 4 pcs
I_r=1820mA_{rms}, under 85 degC -> x 1.7
I_r=50*sqrt(D(1/2-D)), 2 phase, D=1.5/5
=12250mA
I_r/(1820mA*1.7)=3.958 -> 4 pcs
if I_o=62A -> 5 pcs
P4 load line spec, .13um/.18um?

CHEMICON
1500U/6.3V, 1820mA, 23mOhm
3300U/6.3V, 2360mA, 21mOhm



Placed near the socket

www.3lcoil.com.tw
1.0uH+-20%, 16A, DCRmax=1.6mOhm
6.5T, 1.6e*1, R-5X20-H5B Core



SPD30N03S2L 80 07-005215010AK
TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q31 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE


IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE



IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE

IPB10N03L 07-005058011AK
Q33 TO263_TO252_SHARE




Snubber Circuit
Place near Drain to Source
of low-side MOSFET



R426,R427,R428,R429 Close to PWM Controller



NOT

ASUS		Title : Vcore	
ASRock Computer Inc.		Engineer: MARS_TSENG	
Size	Project Name	P4145GL	
Custom		Rev 1.00	
Date:	Friday, January 17, 2003	Sheet	29 of 31



NOT

		Title : MECHANICAL	
ASRock Computer Inc.		Engineer: MARS_TSENG	
Size	Project Name		Rev
A	P4I45GL		1.00
Date: Friday, January 17, 2003		Sheet	30 of 31



ddr dimm x8:
double side, 6*6+(4*2*cap)
single side, 3*3+(2*1*cap)
ddr dimm x16:
double side, ?
single side, ?

P45533-VN 1.01


DCLK# 2769mll
DCLK# 2895mll
DCLK1 2738mll
DCLK1# 2707mll
DCLK2 2861mll
DCLK2# 2802mll
DCLK3 2842mll
DCLK3# 2838mll
DCLK4 2775mll
DCLK4# 2765mll
DCLK5 2821mll
DCLK5# 2843mll

SDCLK 5365mll(補)
FWOSDCLK0 4452mll(shortest)
FBCLKIN 9033mll(補)



MD4(2867mll)*MD04(281mll)
MA14(3421mll)*MAA14(953mll)
MD60(2485mll)*MD060(856mll)
MD59(1748mll)*MD059(1859mll)
AVG(MD) ~ 2867mll

CPUCCLK 5285mll
CPUCCLK# 5196mll
NBHCLK 3639mll
NBHCLK# 3627mll
NBZCLK 5651mll
NBZCLK 5679mll
NBAGPCLK 4217mll
AGPCLK 1628mll(+0.5")
961PCLK 6154mll(没補, 脆兵)
SIOPCLK 5189mll(TOL 1000mll)


1. Place first cap. near clock chip and second one near the destination.
2. For PCI CLK, place the cap. near clock chip.
3. All cap default not loaded. If EMI has problem, we can try to load the cap. near clock chip.
4. SDRCLK and DDRCLK shall try 33P in source cap. for better driving.



1. R108 and R109 can be replaced by ferrite bead if necessary. These two resistors can't be removed and replaced by trace.
2. For CYPRESS, default load R108, R112 and R113.
3. For ICS, default load R109, R112 and R113.
4. R112 and R113 needs to change to 0 ohm resistors for ICS chip.



For all 0 ohm serial resistors, if system works fine, remove them and short by trace in 2nd revision. Otherwise, fine-tune a good resistor value.



1. Place these caps. near clock chip.
2. All cap. default not loaded. If EMI issue, fine-tune a good value.

NOT