

Sheet Index

Sheet	Sheet Name	Description
1	BLOCK	ARCHITECTURE BLOCK DIAGRAM
2	HISTORY	HISTORY OF MAIN BOARD VERSION
3	ATXPWR-1	ATX Power Conn(+3.3V, +5V, +12V)
4	ATXPWR_2	ATX POWER Conn
5	CPUPWR	DC/DC FOR CPU
6	CLOCK	CLOCK GENERATOR (MAIN CLOCK)
7	CLOCK BUFFER	DDR CLOCK BUFFER
8	CPU_1	CPU (AMD SOCKET 462)
9	CPU_2	CPU (AMD SOCKET 462)
10	SIS746_HOST AGP	
11	SIS746_MEMORY	
12	SIS746-MULTI-IO	
13	SIS746-POWER	
14	DDR-DAMPING	DDR DAMPING RESISTOR
15	DDR DIMM	DDR DIMM1,2
16	DDR DIMM	DDR DIMM3
17	AGP Slot	AGP 8X Slot(Universal)
18	SIS963-PCI-IDE-MIO	
19	SIS746-MISC	
20	SIS746-USB	
21	SIS746-POWER	
22	PCI SLOT 1,2,3	PCI SLOT 1,2,3
23	PCI SLOT 4,5,6	PCI SLOT 4,5,6
24	PHY:RTL8201	
25	IDE	IDE1 IDE2 CONN
26	AC97	AUDIO CODEC
27	AUDIO-CON	AUDIO C0N, GAME PORT
28	USB PORT	USB PORT 2&3, 4&5
29	W83697HF	SI0-W83697HF
30	IO COIN	PS2KB/MS, FDD, COM1&2, PARALLEL
31	POWER ON/S3	
32	ROM/PANEL	
33	AMR	AMR SLOT
34	1394 PHY	1394 PHY INTERFACE
35	SCREW	ATX SCREW



Revision History

Date	Version	Change Note
08/28		AFTER SWAPPING ADD HAINCLK# LCL CHANGE CN TO C0603


0830a

		Title : HISTORY	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46		Rev 1.00
Date: Wednesday, December 25, 2002		Sheet	2 of 35


ATX POWER



BATT









This 220 OHM is to prevent Diode burn when clear CMOS. The resulted Low is low enough or not should be calculated.



0930a







ASUS		Title : ATXPWR_1	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46		Rev 1.00
Date: Wednesday, December 25, 2002		Sheet	3 of 35









Used to Shutdown VTT_DDR during S3

3.9 PSON_OUT#

<http://laptop-motherboard-schematic.blogspot.com/>



CPU DC/DC









<http://laptop-motherboard-schematic.blogspot.com/>

0830a		Title : CPUPWR	
ASUS		Engineer: Jason Chou	
Size A3	Project Name K7S46	Rev 101	
Date: Wednesday, December 25, 2002		Sheet 5 of 35	

CY28372/ICS952701

CLOCK Generator

Note: The Voltage of Watch Guard Cap depends on the power plane nearby.



<http://laptop-motherboard-schematic.blogspot.com/>

Frequency table for CY28372

FS3	FS2	FS1	FS0	CPU	AGP	PCI
				233.33	77.78	38.88
				220	73.33	36.67
				210	70	35
				200	66.67	33.33
ON	OFF	ON	ON	190	76	38
ON	OFF	ON	OFF	180	72	36
ON	OFF	OFF	ON	170	68	34
ON	OFF	OFF	OFF	150	75	37.5
OFF	ON	ON	ON	140	70	35
OFF	ON	ON	OFF	120	60	30
OFF	ON	OFF	ON	110	66	33
OFF	ON	OFF	OFF	66.67	66.67	33.33
OFF	OFF	ON	ON	200	66.67	33.33
OFF	OFF	ON	OFF	166.67	66.67	33.33
OFF	OFF	OFF	ON	100	66.67	33.33
OFF	OFF	OFF	OFF	133.33	66.67	33.33






Frequency table for ICS952701

FS3	FS2	FS1	FS0	CPU	AGP	PCI
				233.33	77.78	38.88
				220	73.33	36.67
				210	70	35
				200	66.67	33.33
ON	OFF	ON	ON	190	76	38
ON	OFF	ON	OFF	180	72	36
ON	OFF	OFF	ON	170	68	34
ON	OFF	OFF	OFF	150	75	37.5
OFF	ON	ON	ON	140	70	35
OFF	ON	ON	OFF	120	60	30
OFF	ON	OFF	ON	110	66	33
OFF	ON	OFF	OFF	66.67	66.67	33.33
OFF	OFF	ON	ON	200	66.67	33.33
OFF	OFF	ON	OFF	166.67	66.67	33.33
OFF	OFF	OFF	ON	100	66.67	33.33
OFF	OFF	OFF	OFF	133.33	66.67	33.33



0930a

ASUS		Title : CLOCK	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46		Rev 1.00
Date: Wednesday, December 25, 2002		Sheet 6 of 35	

CLOCK Buffer





<http://laptop-motherboard-schematic.blogspot.com/>



0930a

ASUS		Title : CLOCK_BUF	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46		Rev 1.00
Date: Wednesday, December 25, 2002		Sheet	7 of 35



















0830a

ASUS		Title : SIS746-POWER	
Asustek Computer INC.		Engineer: Jason Chou	
Size B	Project Name K7S46	Rev 1.00	
Date: Wednesday, December 25, 2002		Sheet	13 of 35




DDR Damping Resistor

11 RMD[0:63] 15.16
11 RDQS[0:7] 15.16
11 RDQM[0:7] 15.16

MD[0:63] 15.16
DQS[0:7] 15.16
DQM[0:7] 15.16




<http://laptop-motherboard-schematic.blogspot.com/>




0930a

ASUS		Title : DDR-DAMPING	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46		Rev 1.00
Date: Wednesday, December 25, 2002		Sheet	14 of 35

DDR SLOT3





10 GAD[0:31] <<<<
 10 GC/BE#[0:3] <<<<
 10 GSBA[0:7] <<<<
 10 GST[0:2] <<<<




0830a

ASUS		Title : AGP	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46	Rev 1.00	
Date: Thursday, December 26, 2002		Sheet	17 of 35






<http://laptop-motherboard-schematic.blogspot.com/>




0830a

ASUS		Title : SIS963-POWER	
Asustek Computer INC.		Engineer: Jason Chou	
Size B	Project Name K7S46	Rev 1.00	
Date: Wednesday, December 25, 2002		Sheet	21 of 35




PCI SLOT1



PCI SLOT2




PCI SLOT3




0930a


ASUS		Title : PCI SLOT	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46	Rev 1.00	
Date: Wednesday, December 25, 2002		Sheet 22 of 35	





PCI SLOT4










PCI SLOT5



PCI SLOT6



0830a		Title : PCISLOT 4,5,6	
Asustek Computer INC.		Engineer: Jason Chou	
Size	Project Name	K7S46	
A3		Rev 1.00	
Date: Wednesday, December 25, 2002		Sheet	23 of 35


[illegible]

apply MAC addr. from IEEE
a. ASROCK, b. MOBO, c. 工廠, d. experiment




0830a

		Title : PHY:RTL8201	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46		Rev 1.00
Date: Wednesday, December 25, 2002		Sheet	24 of 35


IDE1






IDE2





0930a		Title : IDE	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name	K7S46	Rev 1.00
Date: Wednesday, December 25, 2002	Sheet	25	of 35




20 LP+[0:5]
20 LP-[0:5]




PREVENT +5VSB NOT ENOUGH DURING S9




USB 4, 5




USB 2, 3






0930a		Title : USB PORT	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46	Rev 1.00	
Date: Wednesday, December 25, 2002		Sheet	28 of 35






+3V_DUAL Switch Circuit






Close to TTL's Power Pin.




0930a

ASUS		Title : POWER ON/S3	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46	Rev 1.00	
Date: Wednesday, December 25, 2002	Sheet	31	of 35




FLASH ROM



FRONT PANEL




FAN



0930a

ASUS		Title : ROM/PANEL	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46	Rev 1.00	
Date: Wednesday, December 25, 2002		Sheet 32 of 35	


AMR SLOT



Note: This AMR Slot only support MODEM

0830a

ASUS		Title : AMR	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46	Rev 1.00	
Date: Wednesday, December 25, 2002		Sheet 33 of 35	













0830a

ASUS		Title : 1394 PHY	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46	Rev 1.00	
Date: Wednesday, December 25, 2002		Sheet 34 of 35	

ATX Board Screw Holes

EXTERNAL IO



0930a

ASUS		Title : SCREW	
Asustek Computer INC.		Engineer: Jason Chou	
Size A3	Project Name K7S46		Rev 1.00
Date: Wednesday, December 25, 2002	Sheet	35	of 35