


Kelut/ Kamet2

A7V8X-LA

Revision : 2.01-B03(Kelut)
2.01-C03(Kamet2)

ATX Power			
+5VSB	+12V		
+3V	-5V		
+5V	-12V		
PAGE:7			



CLK GEN. and BUFFER	
ICS 950910AF (or CYPRESS 28341-3)	
PAGE:10	

CPU DC-DC RICHTEK RT9241BCS	
INPUT	OUTPUT
+12V	+1.85V~1.1V
PAGE:9	

System Regulator	
INPUT	OUTPUT
+5VSB	+3VSB
+3VSB	+2.5VSB
+3V	+2.5V
+3V	VDDQ
+3V	+3V_DUAL
+3VSB	+3V_DUAL
+3V_DUAL	+2.5V_DUAL
+2.5V_DUAL	VTT_DDR
+5V	+5V_DUAL
+5VSB	+5V_DUAL
PAGE:7,8	

PCB LAYER	
L1 : Component (S1)	
L2 : VCC	
L3 : GND	
L4 : Component (S4)	

Sheet Index


Sheet	Sheet Title	Description
1	BLOCK	BLOCK
2	CONTENT	SHEET INDEX & HISTORY OF MAIN BOARD VERSION
3	CLOCK DISTRIBUTION	CLOCK DISTRIBUTION
4	RESET MAP	RESET MAP
5	POWER CONSUMPTION	POWER CONSUMPTION
6	POWER SUPPLY BLOCK DIAGRAM	POWER SUPPLY BLOCK DIAGRAM
7	ATX & SYS PWR	ATX & SYS PWR
8	SYS PWR	SYS PWR
9	CPU PWR	CPU PWR
10	CLOCK	CLOCK GEN. ICS 950910AF
11	CPU_1	CPU (AMD K7 SOCKET A 462P)
12	CPU_2	CPU (AMD K7 SOCKET A 462P)
13	NORTH BRIDGE_1	HOST BUS
14	NORTH BRIDGE_2	MEMORY PART
15	NORTH BRIDGE_3	AGP, VLINK, VGA
16	DDR DAMPING	SERIES RESISTOR
17	DDR DIMM	DDR SOCKET 1 , 2
18	DDR TERMINATION	TERMINATION
19	AGP8X	AGP 8X SLOT
20	VT8237_1	IDE, USB0-5, POWER&GND
21	VT8237_2	PCI , MII , AC97 INTERFACE
22	VT8237_3	SATA , USB6,7 INTERFACE
23	VT8237_4	STRAPING, PULL-UP RESISTOR
24	IDE & FLOPPY	IDE1,IDE2 CONNECTOR & FLOPPY
25	PCI SLOT	PCI SLOT 1,2,3
26	LAN PHY	VIA VT6103
27	USB PORT	USB CONNECTOR
28	AC97 AUDIO CODEC	REALTEK ALC658D
29	BOM TABLE OF CODEC	BOM TABLE OF CODEC
30	IEEE1394	VIA VT6307
31	IEEE1394 CONNECTOR	IEEE1394 CONNECTOR
32	SUPER IO	Windbond W83697HF
33	KB,MOUSE & IO CONNECTOR	KB,MOUSE & IO CONNECTOR
34	FID & VID	FID & VID
35	FAN	FAN
36	VGA CONNECTOR	VGA CONNECTOR
37	PANEL & AS016	PANEL & AS016
38	EMI CAP. & SCREW HOLES	EMI CAP. & SCREW HOLES
39	INI & ID TABLE	INI & ID TABLE
40	GPIO TABLE	GPIO TABLE

Revision History


Date	Version	Change Note
92.6.3	1.02	1. Fix LAN LED issue 2. Fix power noise issue

a

		Title :	CONTENT
ASUSTEK COMPUTER INC		Engineer:	Cyrus Chen
Size A3	Project Name	A7V8X-LA	
Date: Monday, October 13, 2003	Sheet	2	of 40



a



ATX POWER		
CWT-300W	+5V	30A 150W
	+3V	14A 46.2W
	+12V	15A 180W
	+5VSB	2A 10W
	-12V	0.5A 6W
	-5V	0.5A 2.5W

VCORE (1.6~1.7V)	AMD Athlon 48A
---------------------	-------------------

VCORE	KM400A 2.5A(NB+SB)
VDDQ(+1.5V)	
+2.5V	
+3V	
+2.5VSB	
+2.5V_DUAL	

BATT(+3V)	VT8237 2.5A(NB+SB)
+2.5V	
+3V	
+2.5VSB	
+3VSB	

VTT_DDR(+1.25V)	DDR DIMM X 2 0.9A/each 3A/each
+2.5V_DUAL	

VDDQ(+1.5V)	AGP SLOT 2A 6A 2A 1A 0.375A
+3V	
+5V	
+12V	
+3VSB	

+3V	PCI SLOT X 3 7.6A/each 5A/each 0.5A/each 0.1A/each 0.375A/each
+5V	
+12V	
-12V	
+3VSB	

+3VSB	LAN PHY(VT6103)
-------	-----------------

BATT	SIO(W83697HF)
VCORE	
+3V	
+5V	
+12V	
+5VSB	

+12V	1394(VT6307)
+3VSB	
+3V_DUAL	

+5V	USB PORT X 8 0.5A/each 0.04A/each
+5VSB	

+5V	PS2 KB/MS 0.3A 1.5W 0.1A 5W
+5VSB	

+5V	HD 0.7A 3.5W 0.7A 8.4W
+12V	

+5V	CD ROM 0.7A 3.5W 0.7A 8.4W
+12V	

+5V	FLOPPY 0.475A 2.8W 0.25A 3W
+12V	



Title :Power consumption

Engineer: *Cyrus Chen*

Size
B

Project Name
A7V8X-LA

Rev
2.00

Date: Monday, October 13, 2003

Sheet 5 of 40

POWER SUPPLY


NOTE :



Linear REG



Switch REG




a

ASUS		Title : POWER SUPPLY	
Asustek Computer INC.		Engineer: Cyrus Chen	
Size A3	Project Name A7V8X-LA	Rev 2.00	
Date: Monday, October 13, 2003		Sheet 6	of 40

ATX POWER

ATX PWR

Around the ATX Power Connector

[illegible]







The diagram shows a power supply circuit for a 3V and +3VSB system. It includes two MOSFETs, Q1 (AP9916H) and Q2 (AP2301N), and several resistors (RN141C, RN141A, RN141B, RN141D). A capacitor CE1 (1000UF/6.3V) is connected to the +3V output. The circuit is powered by a 3VSB input and a +3VSB input. The output is +3V.

STATE	S0, S1	S3	S4, S5
+5VSB_GATE	1	0	1

+5VSB ==> +3VSB


The diagram shows a two-stage voltage regulation process. The first stage uses regulator Q37 (AMS1085) to convert the +5VSB input to an intermediate +3VSB_ADJ voltage. The second stage uses regulator Q39 (Q39) to further regulate this intermediate voltage to the final +3VSB output. Both regulators are configured with their VIN pins to the input, their GND pins to ground, and their ADJ pins to the output. The output of Q37 is connected to the input of Q39. The circuit includes several capacitors for stability: C719 (0.1uF) at the input of Q37, C3 (0.1uF) at the output of Q37, C469 (0.1uF) at the input of Q39, and CE47 (1000uF/6.3V) at the output of Q39. Resistor R484 (124Ohm, 1%) is connected between the output of Q37 and the input of Q39, and resistor R485 (2100Ohm, 1%) is connected between the output of Q39 and ground.

AMS1085 AND AMS2910 DUAL LAY








INCREASE Q7, Q9 POLYGON

Vcore we use HIP6302 and
RT9241 dual lay.
Normally used RT9241





DVD setting
 $(0.191/1.8) * (1.8+12.1)=9.1894V$





Vcore:
Static loading spec is 48A
@1.75V +/- 50mV
Dynamic loading spec is
30A/us +150mV -100mV

Use ICS 950910AF
or CYPRESS 28341-3











CPU FSB Frequency	CPU_FSB1	CPU_FSB0
200 Mhz	0	0
166 Mhz	0	1
133 Mhz	1	1
RESERVED	1	0

**Change L7, L8, L11,
L12 to 09-023100010**




NB Heatsink


NORTH BRIDGE 2 of 3 (MEMORY)





MVERF0/1 : SSTL_2 RECEIVER VREF
FOR DDR



VCC3 : +2.5V LEVEL POWER






NORTH BRIDGE 3 of 3 (AGP,VLINK,VGA)



DDR Damping Resistor

<14> MD[0..63] <<—
 <14> DQS[0..7] <<—
 <14> DQM[0..7] <<—



<14> CS#[0..3] <<—
 <14> CKE[0..3] <<—
 <14> SRASA# <<—
 <14> SCASA# <<—
 <14> SWEA# <<—



<<— MDD[0..63] <17,18>
 <<— DQSD[0..7] <17,18>
 <<— DQMD[0..7] <17,18>
 <<— CSD#[0..3] <17,18>
 <<— CKED[0..3] <17,18>
 <<— SRASAD# <17,18>
 <<— SCASAD# <17,18>
 <<— SWEAD# <17,18>



a

<16,18> MDD[0..63] <<
 <16,18> DQSD[0..7] <<
 <16,18> DQMD[0..7] <<
 <14,18> MAA[0..14] <<
 <16,18> CSD#[0..3] <<
 <16,18> CKED[0..3] <<
 <16,18> SRASAD# <<
 <16,18> SCASAD# <<
 <16,18> SWEAD# <<







DDR SLOT1








DDR SLOT2









<16,17> MDD[0..63] <<
 <16,17> DQSD[0..7] <<
 <16,17> DQMD[0..7] <<
 <14,17> MAA[0..14] <<
 <16,17> CSD#[0..3] <<
 <16,17> CKED[0..3] <<
 <16,17> SRASAD# <<
 <16,17> SCASAD# <<
 <16,17> SWEAD# <<




DDR Termination




<15> GAD[0..31] >>>
 <15> GSBA[0..7] >>>
 <15> GC/BE#[0..3] >>>




<http://laptop-motherboard-schematic.blogspot.com/>












<37>			Title : V18237_2	
<23,37>	ASUSTEK COMPUTER INC		Engineer: <i>Cyrus Chen</i>	
<24>	Size A3	Project Name A7V8X-LA		Rev 2.00
<24>	Date: <u>Monday, October 13, 2003</u>		Sheet	21 of 40









R365 ==> 4.7k Ohm 1% for VT8237 A2
4.32k Ohm 1% for VT8237 A1



<http://laptop-motherboard-schematic.blogspot.com/>



<21,25>
<21,25>



Hardware Strapping

For VT8235CE

For VT8237CD


BIOSCS# LPC ROM Select (for 8235CE)

0 : disable LPC ROM (default)
1 : enable LPC ROM




AC97_SDOUT => Auto reboot (for 8237CD)

0 : enable
1 : disable




SOE#/SX0 => Auto reboot (for 8235CE)

0 : enable
1 : disable






For 8237CD, Eliminate LAN EEPROM
1/0 : Enable/Disable




DCS1# =>

For 8235CE, Eliminate LAN EEPROM
0/1 : Enable/Disable

For 8237CD, SATA Mode Select
0 : Master Slave Mode
1 : Master Master Mode
Set "0" when use external SATA PHY



LVREF_SB




The Voltage level of LVREF_SB is 0.625V

DA1 =>

Strapping Information Select

0 : from hardware strapping
1 : from boot rom



DA2, DA0 =>




CPU FSB Frequency

200 Mhz
166 Mhz
133 Mhz
100 Mhz

DA2 DA0
1 0
1 1
0 1
0 0


<10> DA2
<10> DA0

<http://laptop-motherboard-schematic.blogspot.com/>




<19,25,30> PME#


IDE1



FDD



IDE2





<21> TXD[0..3] >> 
 <21> RXD[0..3] >> 

RXD3 1 330Ohm 2 RN16A RRXD3
 RXD2 3 330Ohm 4 RN16B RRXD2
 RXD1 5 330Ohm 6 RN16C RRXD1
 RXD0 7 330Ohm 8 RN16D RRXD0

Place near to VT6103







<21> RXDV 1 330Ohm 2 RN6A RRXDV
 RXCLK 3 330Ohm 4 RN6B RRXCLK
 RXER 5 330Ohm 6 RN6C RRXER
 TXCLK 7 330Ohm 8 RN6D TTXCLK

<21> COL 1 330Ohm 2 R70 RCOL
 CRS 1 330Ohm 2 R72 RCRS









LED output is selectable via
 LEDSEL Register at Rx16(Rx10h)
 bit[6:5] as [1:0].


LED0:Link 100
 LED1:Link 10
 LED2:Link/ACT
 LED3:Duplex



(Change to 12-142033225)

<http://laptop-motherboard-schematic.blogspot.com/>










The difference table of the ALC650F, ALC658C, ALC658D+JS, and ALC658D+UAJ

	D5	R443	R442	R2	C209	R429	C207	RN88	R288	R291	R281	R282	R460	R409	R410
650F	X	00HM	00HM	X	1U(0805)	X	X	X	1K	1K	4.7K	X	X	X	X
658C	X	00HM	00HM	X	1U(0805)	X	X	X	1K	1K	4.7K	X	X	X	X
658D+JS	X	X	X	20K	4.7U(0805)	20K	4.7U(0805)	22K	00HM	00HM	2.2K	X	2.2K	22K	22K
658D+UAJ	1N4148	X	X	20K	4.7U(0805)	20K	4.7U(0805)	22K	00HM	00HM	2.2K	X	2.2K	22K	22K

	R462	R14	CB250	R448	R455	CB249	R286	R287	R433	C204	R447	CB252	R434	R454	C201
650F	X	X	1000P	X	X	1000P	100K	100K	X	X	X	1U	X	X	1U(0805)
658C	X	X	X	X	X	X	100K	100K	X	X	X	X	X	X	X
658D+JS	22K	22K	X	2.2K	00HM	X	22K	22K	100K	1U	00HM	X	20K	00HM	4.7U(0805)
658D+UAJ	22K	22K	X	2.2K	00HM	X	22K	22K	100K	1U	00HM	X	20K	00HM	4.7U(0805)








	R452	R257	R262	R263	D20	R456	R457	R437	R438	R436	R435	R439	D14	C202	C203
650F	X	10K	220HM	220HM	X	00HM	00HM	X	X	X	X	X	1N4148	X	X
658C	X	10K	220HM	220HM	X	00HM	00HM	X	X	X	X	X	1N4148	X	X
658D+JS	2.2K	X	00HM	00HM	X	X	X	22K	22K	100K	20K	20K	X	4.7U(0805)	4.7U(0805)
658D+UAJ	2.2K	X	00HM	00HM	1N4148	X	X	22K	22K	100K	20K	20K	X	4.7U(0805)	4.7U(0805)

1394 : INTD#/AD22/GNT3#/REQ3#









IEEE 1394
VT6307



<http://laptop-motherboard-schematic.blogspot.com/>















COM1



KB/MOUSE




Parallel Port



<http://laptop-motherboard-schematic.blogspot.com/>


FID



GPIO [D,B,A,C] => CPU Clock Multiplier





0000	11	1000	7
0001	11.5	1001	7.5
0010	12	1010	8
0011	12.5	1011	8.5
0100	5	1100	9
0101	5.5	1101	9.5
0110	6	1110	10
0111	6.5	1111	10.5

VID





<11> CPU_VID[0..4] <<





➡ K7_VID[0..4] <9>






FAN



C:10pF 11-033010000
L:68NH 09-023681200
C:22pF 11-033022000
L:68NH 09-023681200
C:10pF 11-033010000







GPI:
 Default LOW in S0/S1/S4/S5(S3_EN low)
 Before Enter S3, BIOS need to program high(S3_EN high)








C511, C3002 place near SB, CPU side
 For adjust the delay of PWROK

RI#



PCB print FRONT_PANEL
 beside F_PANEL

<http://laptop-motherboard-schematic.blogspot.com/>



INT TABLE

DEVICE	INTA	INTB	INTC	INTD
PCI SLOT 1	INTA#	INTB#	INTC#	INTD#
PCI SLOT 2	INTB#	INTC#	INTD#	INTA#
PCI SLOT 3	INTC#	INTD#	INTA#	INTB#
AGP SLOT	INTA#	INTB#		
C.R.T. (KM400)	INTA#			
1394	INTD#			

IDSEL TABLE

DEVICE	IDSEL
PCI SLOT 1	AD19
PCI SLOT 2	AD20
PCI SLOT 3	AD21
1394	AD22

VT8237 Function Summary

DEVICE	FUNC	Function Description
15 (0FH)	0	Serial ATA Controller
15 (0FH)	1	Parallel ATA Controller
16 (10H)	0	USB 1.1 Ports 0-1
16 (10H)	1	USB 1.1 Ports 2-3
16 (10H)	2	USB 1.1 Ports 4-5
16 (10H)	3	USB 1.1 Ports 6-7
16 (10H)	4	USB 2.0 Ports 0-7
16 (10H)	5	USB 2.0 Communications
17 (11H)	0	Bus Control and Power Mgmt
17 (11H)	5	AC97 Audio Codec Controller
17 (11H)	6	MC97 Modem Codec Controller
18 (12H)	0	VIA LAN Controller

GPI TABLE

CHIP	GPI0	PIN	FUNCTION	DEFAULT	OUTPUT	POWER
VT8237CD	GPI0	GPI0	CLR_PWD#	GPI	NO	VBAT
VT8237CD	GPI1	GPI1	GPI	GPI	NO	+3VSB
VT8237CD	GPI3	RI#	RI#	RING#	NO	+3VSB
VT8237CD	GPI4	LID#	SIO_PME#	LID#	NO	+3VSB
VT8237CD	GPI5	BATLOW#		BATLOW#	NO	+3VSB
VT8237CD	GPI6	AGPBZ#		AGPBZ#	NO	+3V
VT8237CD	GPI7	REQ5#	PDET80P#	GPI	NO	+3V
VT8237CD	GPI08	VGATE		GPI	PUSH/PULL	+3V
VT8237CD	GPI9	UDPWR		GPI	NO	+3V
VT8237CD	GPI012	INTE#		GPI	PUSH/PULL	+3V
VT8237CD	GPI013	INTF#		GPI	PUSH/PULL	+3V
VT8237CD	GPI014	INTG#		GPI	PUSH/PULL	+3V
VT8237CD	GPI015	INTH#		GPI	PUSH/PULL	+3V
VT8237CD	GPI16	INTRUDER#	CLR_CMOS#	INTRUDER#	PUSH/PULL	VBAT
VT8237CD	GPI17	CPUMISS		CPUMISS	NO	+3V
VT8237CD	GPI18	AOLGPI	THRM#	GPI	NO	+3VSB
VT8237CD	GPI020	SDIN2	SDIN2	SDIN2	OD	+3V
VT8237CD	GPI021	SDIN3	SDIN3	SDIN3	OD	+3V
VT8237CD	GPI022	GHI#	GPI022	GPI	OD	+3V
VT8237CD	GPI023	DPSLP	GPI023	GPI	OD	+3V
VT8237CD	GPI026	SMBDT2	SMBDT2	GPI	OD	+3VSB
VT8237CD	GPI027	SMBCK2	SMBCK2	GPI	OD	+3VSB
VT8237CD	GPI028	VIDSEL	SATALED#	GPI	OD	+3V
VT8237CD	GPI029	VRDSLP	SDET80P#	GPI	OD	+3V

GPO TABLE

CHIP	GPI0	PIN	FUNCTION	DEFAULT	OUTPUT	POWER
VT8237CD	GP00	GP00	PLED	GP0	PUSH/PULL	+3VSB
VT8237CD	GP01	GP01		GP01	PUSH/PULL	+3VSB
VT8237CD	GP02	SUSA#	S3_EN	SUSA#	PUSH/PULL	+3VSB
VT8237CD	GP03	SUS_ST#	SUS_ST#	SUS_ST#	PUSH/PULL	+3VSB
VT8237CD	GP04	SUSCLK	LINK_LED#	SUSCLK	PUSH/PULL	+3VSB
VT8237CD	GP05	CPUSTP#		CPUSTP#	PUSH/PULL	+3V
VT8237CD	GP06	PCISLP#	STRAPPING	PCISLP#	PUSH/PULL	+3V
VT8237CD	GP07	GNT5#	DDR_GP0	GP0	PUSH/PULL	+3V
VT8237CD	GPI012	INTE#		GPI12	PUSH/PULL	+3V
VT8237CD	GPI013	INTF#		GPI13	PUSH/PULL	+3V
VT8237CD	GPI014	INTG#	VDDQ_GP0	GPI14	PUSH/PULL	+3V
VT8237CD	GPI015	INTH#	1394_EN#	GPI15	PUSH/PULL	+3V
VT8237CD	GPI030	GPI0C	STRAPPING	GPI30	PUSH/PULL	+3V
VT8237CD	GPI024	GPI0A	STRAPPING	GPI24	PUSH/PULL	+3V
VT8237CD	GPI025	GPI0B	STRAPPING	GPI25	PUSH/PULL	+3V
VT8237CD	GPI031	GPI0D	STRAPPING	GPI31	PUSH/PULL	+3V
VT8237CD	GPI020	SDIN2	SDIN2	SDIN2	OD	+3V
VT8237CD	GPI021	SDIN3	SDIN3	SDIN3	OD	+3V
VT8237CD	GPI022	GHI#	GPI022	GPI	OD	+3V
VT8237CD	GPI023	DPSLP	GPI023	GPI	OD	+3V
VT8237CD	GPI026	SMBDT2	SMBDT2	GPI	OD	+3VSB
VT8237CD	GPI027	SMBCK2	SMBCK2	GPI	OD	+3VSB
VT8237CD	GPI028	VIDEL		GPI	OD	+3V
VT8237CD	GPI029	VRDSLP		GPI	OD	+3V