

MS-9849 uATX Version: 0A

CPU: Intel Pentium 4, Pentium D, Core2 Duo, Wolfdale, Kentsfield and Yorkfield processors in LGA775 Package.

System Chipset:

Intel Bearlake - Q35/G33 North Bridge
Intel ICH9 South Bridge

On Board Device:

CLOCK Gen ICS 9LPRS906
LPC Super I/O -- Fintek F71882F
LPC TPM -- SLB9635
LAN -- INTEL NINEVEH/EKRON
HD Audio Codec -- ALC888
DVI Controller -- SII1364A(2PORT)
PCIE to PATA Bridge -- Marvel 88SE6111

Main Memory:

Dual-channel DDR-II * 4


Expansion Slots:








PCI EXPRESS X16 SLOT *1
PCI EXPRESS X1 SLOT *1
PCI SLOT * 2

PWM: Intersil ISL6322 (4 Phases) w/ ISL6612 driver

Cover Sheet, Block diagram	1-2
Intel LGA775 CPU - Signals/ Power/ GND	3-5
Intel Bearlake - FSB, PCIE, DMI, VGA, MSIC	6
Intel Bearlake - Memory DDR2	7
Intel Bearlake - Power / GND	8-9
ICH9 - PCI, USB, DMI, TPM	10
ICH9 - Host, DMI, SATA, Audio, SPI, RTC, MSIC	11
ICH9 - Power, GND	12
DDR2 Chanel-A / Chanel-B	13-14
Clock Gen ICS9LPR906	15
Super I/O Fintek F71882F	16
Onboard VGA Port	17
SATA / FAN Control	18
LAN INTEL NINEVEH/EKRON	19
Audio Codec ALC888	20
DVI-1 SIL1364A	21
DVI-2 SIL1364A	22
PCIE Slot x16, x1	23
PCI Slot 1 & 2	24
Marvell 88SE6111 PCIE to IDE	25
USB Connectors	26
System Power/ACPI Controller UPI	27
DDR2 / NB-Core Switching Power	28
VRD 11 - ISL6322 (4 Phases)	29
ATX Power-Con. / F_Panel	30
Manual & Option Parts	31
Power Delivery/Clock Map	32-33
Reset & PWROK map/GPIO Setting & PCI Routing	34-35
Revision History	36

Block Diagram







MICRO-STAR INT'L CO.,LTD

MS-9849


Size Custom	Document Description LGA775 - Signal	Rev 0A
Date: Thursday, July 26, 2012		Sheet 3 of 36




*GTLREF VOLTAGE SHOULD BE
0.67 * VTT = 0.8V (At VTT=1.2V)




*PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET
*TRACE WIDTH TO CAPS MUST BE NO SMALLER THAN 12MILS



PLACE AT CPU END OF ROUTE




VTT_PWRGOOD








VTT_PWG SPEC :
High > 0.9V
Low < 0.3V
Trise < 150ns



MICRO-STAR INT'L CO.,LTD			
MS-9849			
Size	Document Description	Rev	
Custom	LGA775 - Power	0A	
Date: Thursday, July 26, 2012		Sheet	4 of 36









<http://hobi-elektronika.net>




Separate when AMT is supported






SB STRAPPING RESISTOR




BOOT SELECT STRAPS		
BOOT DEVICE	GNT#0	SPI_CS1#
FWH	1	1
SP1	0	1
PC1	1	0




SIGNAL	H	L	DES.
GNT3	DIS	EN	A16 OVERRIDE
GNT2	N/A	SET BIT	PCIE PORT CONFIG 2 BIT 0 (5-6)

HDA_S00UT/HDA_SYNC strap PCI-E port configuration bit[1:0]. Internal weak pull down.
00:1X/1X/1X 11:0X/0X/4X

TPM - Security Controller





5VREF & 5VREF_SUS Sequencing Circuit




5VREF must be powered up before VCC3 or after VCC3 within 0.7V.
Also, 5VREF must power down after VCC3 or before VCC3 within 0.7V.
This rule is also applies to 5VREF_SUS and 3VSB.
However, the 3VSB is derived from the 5VSB on the power supply thru a voltage regulator and therefore, they can satisfy the requirement.

SB POWER



<http://hobi-elektronika.net>



POWER

5 OF 6

AC7, H17 & H18, AD8 spec TBD

GND



6 OF 6

MICRO-STAR INTL CO.,LTD

MS-9849

Size	Document Description	Rev
Custom	ICH9 - Power, GND	0A

Date: Thursday, July 26, 2012 | Sheet 12 of 36



	M	
	Size	Do
	Custom	r






MS-9849

Size	Document Description	Rev
Custom	DDO CHARTER 1	01


Date: Thursday, July 26, 2012 Sheet 13 of 36

DDR II Termination



DDR II DIMM_B1

DDR II DIMM_B2







MICRO-STAR INT'L CO.,LTD
MS-9849
Document Description
DDR2 CHANNEL-B/DDR II Termination
Date: Thursday, July 26, 2012
Sheet 14 of 36

Remove serial port1 08/12/04

SERIAL PORT 1




Front LCD (SERIAL PORT 2)




Remove FLOPPY CONNECTOR 08/12/04


REMOVE PS2 KEYBOARD & MOUSE CONNECTOR



Ring IN Circuit




Thermal Resistor





Remove parallel ports 08/12/04





BEEP




LPC I/O STRAPPING RESISTOR









FAN-COUNTROL CIRCUIT



Modify System FAN circuit & Remove PWR FAN
for spec need 3pin DC Smart FAN 07.3.30 by Robile



Modify System FAN circuit, add sysfan2 08/12/04



MICRO-STAR INT'L CO.,LTD		
MS-9849		
Size	Document Description	Rev
Custom	SATA Ports and Fan Control	0A
Date: Thursday, July 26, 2012		Sheet 18 of 36

Change LAN chip to 82566DC, LAN corn to N5B-22E022I-S42 08-12-04



	MICRO-STAR INT'L CO.,LTD		
	MSI-9849		
	Size Custom	Document Description LAN NINEVEH/EKRON	R
	Date: Thursday, July 26, 2012		Sheet 19 of 36

Azalia Front Audio Connector



MS-9849

Size Custom	Document Description STAC9227
----------------	---

Date: Thursday, July 26, 2012 Sheet 20 of 36

Place those component close to audio connector.

SDVOC INT+	C249	C01U1EY0402	SDVOC INT C+ 46	SDI+ SD-
SDVOC INT-	C256	C01U1EY0402	SDVOC INT C- 47	
SDVOC RED+	C762	C01U1EY0402	SDVOC R+ 51	SDR+ SDR-
SDVOC RED-	C772	C01U1EY0402	SDVOC R- 52	
SDVOC Green+	C774	C01U1EY0402	SDVOC G+ 54	SDG+ SDG-
SDVOC Green-	C773	C01U1EY0402	SDVOC G- 55	
SDVOC Blue+	C776	C01U1EY0402	SDVOC B+ 58	SDB+ SDB-
SDVOC Blue-	C775	C01U1EY0402	SDVOC B- 59	
SDVOC CLK+	C777	C01U1EY0402	SDCC CLK+ 60	SDC+ SDC-
SDVOC CLK-	C778	C01U1EY0402	SDCC CLK- 61	





intel default
address
SDV0B: 70
SDV0C: 72

(21.23) DVI_CTRL_CLK
(21.23) DVI_CTRL_DATA


1KR1%/2

R218
X_1KR1%/2



AS pin setting :
Pull LOW = Device Address
70h(Write), 71h(Read)
Pull HIGH = Device Address
72h(Write), 73h(Read)



FOR EMI 08/12/18




PCI Express X16 Slot +12V 2008/12/08 <http://hobi-elektronika.net>



	MICRO-STAR INT'L CO.,LTD			
	MS-9849			
	Size Custom	Document Description PCIE x16, x4, x1 & Bus Switch	Rev 0A	
	Date: Thursday, July 26, 2012		Sheet	23 of 36

PCI SLOT 1 (PCI VER: 2.2 COMPLY)

PCI SLOT 2 (PCI VER: 2.2 COMPLY)




IDSEL = AD16

MASTER = PREQ#0

PIRQ#A

(10) AD[31..0] << AD[31..0]

(10) C_BE#[3..0] << C_BE#[3..0]




IDSEL = AD17


MASTER = PREQ#1

PIRQ#B




PCI PULL-UP / DOWN RESISTORS







PCI SLOT DECOUPLING CAPACITORS




<http://hobi-elektronika.net>




<http://hobi-elektronika.net> Front USB Connector





5VDIMM FOR DDR




<http://hobi-elektronika.net> SB 1.5V 2.75A



Let 1.25V and 1.5V at the same time power up or power down




Modify This Page Circuit 07.3.30 by Robile
 1. add R607 for Q35 turn on using
 2. change C652 from 0.01u to 2200p & stuff
 3. change R114 from 10K to 10R
 4. change R132 from 0402 1K to 0603 1.5K




*Reference sinking/sourcing 100uA
 *Reference ramp-up 5mS
 *5VSB > 4.2V POR
 *Pin8 > 1.0V Enable
 *Pin8 < 0.4V Disable
 Stuff R361 to prevent the source current not enough issue (5.1-1.8)/33K=100uA


reference Voltage




1.2V 5.8A




PWROK DELAY 100ms




SB 1.05V 2A



*Reserve for remove uP6261 and uP7707
 *1_8REF use uP6103's internal 0.8VREF



VID before PWROK >3ms




MICRO-STAR INT'L CO.,LTD

MS-9849


Size	Document Description	Rev
Custom	ACPI controller UPI	0A
Date: Thursday, July 26, 2012	Sheet 27 of 36	

DDR II 1.8V POWER




To CPU Copper trace width > 250mils, Fill island behind DIMM > 400mils.

DDR VTT Power




NB 1.25V POWER




AMT POWER

V_1P25_CL_MCH(4.3A)

For vPRO




CLINK PWROK GENERATION



V_3P3_CL

(711mA)

For vPRO




MICRO-STAR INT'L CO., LTD

MS-9849

Size	Document Description	Rev
Custom	NB Core Power & DDR Power	0A
Date:	Thursday, July 26, 2012	Sheet 28 of 36






Voltage Regular Module



<http://hobi-elektronika.net>

N-P0903BDG_TO252
P75N02LDG/TO252
C100U2SP
CD560U40S-2
1800UF/6.3V
0.25uH/40A
CH-1.1U25A-LF
CD100U16EL20-2






mosfet/n-channel, P0903BDG, 10V, 25V, Rds(on)=7m, Qg=50nC, Vds=25V, Vgs=20V, RoHS compliance
mosfet/n-channel, P75N02LDG, 10V, 25V, Rds(on)=7m, Qg=50nC, Vds=25V, Vgs=20V, RoHS compliance
ESR<13m, Ripplecur=6100mA, Lc. <500uA, SPEC series, RoHS compliance
ENP: 08, 20N, 560uH, 180C, 2/8*9/3.5mm, ESR<7mohm, Ripplecur=6100mA, Lc. <500uA, SPEC series, RoHS compliance
ESR<12m, Ripplecur<2350mA, 105C, longlife change from 2000hrs to 3000hrs, 0.25uH, 20%, DIP/8.5mm, 40A, 0.6mOhm, ., PEW, FERRITE, SQUARE, RoHS COMPLIANCE
IND CHOKE, 1.1uH, 20%, DIP/9mm, 25A, 1.4mOhm, 5.5T, 0.9mmx3, PEW, IRON, ., LEAD FREE
CAP, EL, 1000u, 16V, Dip-8x20/3.5mm, 20%, 12mOhm, 2350mA, 105C, 3000hrs, RoHS COMPLIANCE





MICRO-STAR INT'L CO.,LTD		
MS-9849		
Size Custom	Document Description VRD11-ISL6322 4-phase	Rev 0A
Date: Thursday, July 26, 2012	Sheet 29	of 36

ATX POWER CONNECTOR


<http://hobi-elektronika.net>





Optical Fiducial Marks-120





Mounting Holes



Simulation







ICH9

GPIO	Alt Func	I/O/NC	Power	Tol	Default	Signal Name
GPI0[0]	BM_BUSY#	I/O	Core	3.3V	GPI	
GPI0[1]	TACH1	I/O	Core	3.3V	GPI	SYS1_FANTAC
GPI0[5:2]	PIRQ[H:E]#	I/OD	Core	5V	GPI	PIRQ#[H:E]
GPI0[7:6]	TACH[3:2]	I/O	Core	3.3V	GPI	SYS2_FANTAC/PU
GPI0[8]	unmuxed	I/O	Resume	3.3V	GPI	
GPI0[9]	WOL_EN	I/O	Resume	3.3V	Native	WOL_ONLY
GPI0[10]	CLGPI01	I/O	Resume	3.3V	GPI	
GPI0[11]	SMBALERT#	I/O	Resume	3.3V	Native	
GPI0[12]	unmuxed	I/O	Resume	3.3V	GPO	PHY_DIS#
GPI0[13]	unmuxed	I/O	Resume	3.3V	GPI	SIO_PME#
GPI0[14]	CLGPI02	I/O	Resume	3.3V	GPI	
GPI0[15]	unmuxed	I/O	Resume	3.3V	Native	CK_PCI_STOP_N
GPI0[16]	unmuxed	I/O	Core	3.3V	GPO	
GPI0[17]	TACH0	I/O	Core	3.3V	GPI	CPU_FANTAC
GPI0[18]	unmuxed	I/O	Core	3.3V	GPO	
GPI0[19]	SATA1GP	I/O	Core	3.3V	GPI	
GPI0[20]	unmuxed	I/O	Core	3.3V	GPO	
GPI0[21]	SATA0GP	I/O	Core	3.3V	GPI	
GPI0[22]	SCLOCK	I/O	Core	3.3V	GPI	
GPI0[23]	LDR01#	I/O	Core	3.3V	Native	
GPI0[24]	CLGPI00	I/O	Resume	3.3V	GPO	
GPI0[25]	STP_CPU#	I/O	Resume	3.3V	Native	CK_CPU_STOP_N
GPI0[26]	S4_STATE#	I/O	Resume	3.3V	Native	
GPI0[27]	QRT_STATE0	I/O	Resume	3.3V	GPO	
GPI0[28]	QRT_STATE1	I/O	Resume	3.3V	GPO	USB_MODE
GPI0[29]	OC5#	I/O	Resume	3.3V	Native	OC#4
GPI0[30]	OC6#	I/O	Resume	3.3V	Native	OC#6
GPI0[31]	OC7#	I/O	Resume	3.3V	Native	OC#6
GPI0[32]	unmuxed	I/O	Core	3.3V	GPO	SPI_WP#
GPI0[33]	unmuxed	I/O	Core	3.3V	GPO	SPI_HOLD_GPO#
GPI0[34]	unmuxed	I/O	Core	3.3V	GPO	
GPI0[35]	SATACLKREQ#	I/O	Core	3.3V	GPO	
GPI0[36]	SATA2GP	I/O	Core	3.3V	GPI	
GPI0[37]	SATA3GP	I/O	Core	3.3V	GPI	
GPI0[38]	SLOAD	I/O	Core	3.3V	GPI	
GPI0[39]	SDATAOUT0	I/O	Core	3.3V	GPI	
GPI0[43:40]	OC[4:1]#	I/O	Resume	3.3V	Native	OC#0;OC#4
GPI0[47:44]	OC[11:8]#	I/O	Resume	3.3V	Native	OC#8;OC#10
GPI0[48]	SDATAOUT1	I/O	Core	3.3V	GPI	
GPI0[49]	unmuxed	I/O	Core	3.3V	GPO	DMI_STRAP
GPI0[50]	REQ1#	I/O	Core	5V	Native	PREQ1#
GPI0[51]	GNT1#	I/O	Core	3.3V	Native	PGNT1#
GPI0[52]	REQ2#	I/O	Core	5V	Native	PREQ2#
GPI0[53]	GNT2#	I/O	Core	3.3V	Native	PGNT2#
GPI0[54]	REQ3#	I/O	Core	5V	Native	PREQ3#
GPI0[55]	GNT3#	I/O	Core	3.3V	Native	PGNT3#
GPI0[56]	GLAN_DOCK#	I/O	Resume	3.3V	GPI	
GPI0[57]	CLGPI05	I/O	Resume	3.3V	GPI	
GPI0[58]	SPI_CS1#	I/O	Resume	3.3V	GPI	SPI_CS1#
GPI0[59]	OC#0	I/O	Resume	3.3V	Native	OC#0
GPI0[60]	LINKALERT#	I/O	Resume	3.3V	Native	

JUMPER SETTING

JBAT1	(1-2)NORMAL	(2-3)CLEAR
-------	-------------	------------

http://hobi-slaktonika.net

PIN NAME	USAGE	Input/Output	NOTES
GPI0[2:0]	MCH_BSEL[2:0]	OUTPUT	PROGRAMED BSEL[2:0] OUTPUT
GPI03	UNUSED		
GPI04	UNUSED		
GPI05	UNUSED		
GPI06	UNUSED		
GPI07	WDT#	OUTPUT	WATCH DOG TIMER RESET OUTPUT
GPI010	UNUSED		
GPI011	UNUSED		
GPI012	UNUSED		
GPI013	BEEP	OUTPUT	
GPI014	UNUSED		
GPI015	LED_VSB	OUTPUT/OD	Power LED for VSB
GPI016	LED_VCC	OUTPUT/OD	Power LED for VCC.
GPI017	UNUSED		
GPI020	PLTRST_BU#1	OUTPUT/OD	PCI RESTE BUFFER1
GPI021	PLTRST_BU#2	OUTPUT	PCI RESTE BUFFER2
GPI022	PLTRST_BU#3	OUTPUT	PCI RESTE BUFFER3
GPI023	UNUSED		
GPI024	PWR_OK	INPUT	ATX POWER OK INPUT
GPI025	PME#	OUTPUT/OD	Generated PME event.
GPI026	PWRBTIN	INPUT	FRONT PANNEL POWER BUTTON
GPI027	PWRBTN#	OUTPUT	POWER BUTTON BUFFER OUT
GPI030	SLP_S3#	INPUT	FRONT SOUTBRIDGE S3#
GPI031	PSON#	OUTPUT	OUTPUT FOR ATX POWER ON
GPI032	SIO_PWROK	OUTPUT/OD	PWROK function,delayed 400ms as VCC arrives 2.8V
GPI033	RSMRST#		Resume Reset# function, delayed 66ms as VSB arrives 2.3V.
GPI040	SYS2_FANTAC	INPUT	SYSFAN2 tachometer input.
GPI041	UNUSED		
GPI042	IRTX	OUTPUT	Infrared Transmitter Output.
GPI043	IRRX	INPUT	Infrared Receiver input.
VIDIN[2:0]	CPU_BSEL[2:0]	INPUT	CPU BSEL[2:0] INPUT
VIDIN[3:5]	UNUSED	INPUT	

DDR-III DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	00	P/N_DDR0_A P/N_DDR2_A
DIMM 2	01	P/N_DDR3_A P/N_DDR5_A
DIMM 3	10	P/N_DDR0_B P/N_DDR2_B
DIMM 4	11	P/N_DDR3_B P/N_DDR4_B

PCI Config.

DEVICE	MCP1 INT Pin	REQ#/IGNT#	IDSEL	CLOCK
PCI Slot 1	PIRQ#A PIRQ#B PIRQ#C PIRQ#D	PREQ#0 PGNT#0	AD16	CK_P_33M_S1
PCI Slot 2	PIRQ#B PIRQ#C PIRQ#D PIRQ#A	PREQ#1/#3 PGNT#1/#3	AD17 AD19	CK_P_33M_S2 CK_P_33M_S3
1394	PIRQ#C	PREQ#2 PGNT#2	AD18	CK_P_33M_1394



MICRO-STAR INTL CO.,LTD

MS-9849

Size Custom


Document Description
GPIO setting & PCI Routing

Rev 0A



Date: Thursday, July 26, 2012

Sheet 34 of 36

RESET MAP



PWROK MAP



- 9849 1.0 change Part:2009.03.02
- 1: change Q48,Q52,Q53 to 2N7002 (0226)
- 2: change RN56 to 0ohm (0226)
- 3: Remove the front-end SII1364 series resistor and change CN3,CN4 to C11-1042542-S02. (0226)
- 4: USB POWER at end add-Solid Capacitor 220U (0226)
- 5: Add in U34.2 Pull high resistor R625 (0226)
- 6: R292, R373 changed to 1% precision resistors (0226)
- 7: C614 from 22P replaced 33p (0226)
- 8: R41, R30, R23, R86, R188, R184, R178, R216 from 120R replaced 90.90hm (0226)
- 9: R208,R116 from 270R replaced 360R (0226)
- 10:C731 from 0.015UF replaced 2200P (0226)
- 11:Add C164 (0226)
- 12:CONN3 change p/n to N53-16M0101-F02. for EMI (0226)
- 13:VRM Modify FOR power team (0226)
- (1) R11=680ohm,0402,1% P/N: R11-0681T12-W08
- (2) R14=0ohm P/N: R11-0000012-W08
- (3) R7=1.4K,0402,1% P/N: R11-0142T12-W08
- (4) R22=1000HM,0402,1% P/N:R11-0101T12-W08
- (5) C16=470pF P/N: C11-4712012-W08
- (6) RT1=10K (R51-0103T13-M05)
- (7) C148,C149,C150,C169,C170,C171,C172,C173,C174 Change to 22uF 1206 MLCC P/N: C11-2267317-S02
- (8) C116,C118,C119,C120,C121,C123,C145,C146,C147 Change to 22uF 1206 MLCC P/N: C11-2267317-S02
- 14:Add R629,C751,R627,C703,R628,C748 for POWER TEAM (0226)
- 15:RGB put side of FB1, FB2, FB3 remove (0226)
- 16:Remove EC26 for layout (0226)
- 17:Remove C488,C489,C490,C492,C493,C494,C485,C486 for EMI (0226)
- 18:Remove R44,R60 for layout (0226)
- 19:Put the CPU heat sink to remove the four screw hole grounding for layout(0226)
- 20:Vcore put the H-MOS from the original D03-0903BDB-N03 changed to D03-0480900-005
- L-MOS from the original D03-75N022B-N03 changed to D03-0480600-005 (0226)
- 21:Change Q27,Q30,Q41,Q42 to D03-0480600-005(0226)
- 22:Change Q27,Q30,Q41,Q42 to D03-0480600-005(0226)
- 23:USB OC# increase the pull high resistor (0226)