

Cover Sheet	1
Block Diagram	2
Revision History 1 - 3	3 - 5
Intel mPGA478B CPU - Signals	6
Intel mPGA478B CPU - Power	7
Intel Springdale - Host Signals	8
Intel Springdale - Memory Signals	9
Intel Springdale - AGP & LDT Signals	10
Intel ICH5 - PCI & IDE & AC97 Signals	11
Intel ICH5 - Other Signals	12
Clock - ICS ICS952606 & FWH & Manual	13
LPC I/O - LPC47B387	14
AC97 Audio - AD1981B	15
Broadcom BCM5702	16
DDR System Memory 1 & 2	17
DDR System Memory 3 & 4	18
AGP 4X/8X Slot & PCI Riser Card	19
PCI Slots 1 & 2 & 3	20
ATA33/66/100 IDE & Video Connectors	21
USB & LAN Connectors	22
H/W Monitor & FAN	23
ATX & Front Panel	24
AGP & MEMORY & USB Regulator Controller	25
VCC_DAC & VTT Regulator & VR Thermal	26
VRM 10 - Intersil HIP 6556B + HIP 6602B	27
PULL UP/ DOWN RESISTORS	28
GPIO	29

WISE (MS-6715)

Version 0C
10/21/2002 Updated

Intel (R) Springdale (GMCH) + ICH5 Chipset
Intel Northwood & Prescott mPGA478B Processor

CPU:

Intel Northwood/Prescott - 3.0G & Above

System Chipset:

Intel Springdale - GMCH (North Bridge)
Intel ICH5 (South Bridge)

On Board Chipset:

BIOS -- FWH EEPROM
AC'97 Codec -- AD1981B
LPC Super I/O -- LPC47B387
LAN -- CSR Interface
CLOCK -- ICS952606 / CY28405
H/W Monitoring -- ADM1027

Main Memory:

DDR2700 * 4 (Max 4GB)

Expansion Slots:

PCI2.3 SLOT * 3
AGP4X/8X SLOT * 1


Intersil PWM:

Controller: HIP6556B
Driver: HIP6602B * 2

Regulators

System : FAN5236

 MICRO-STAR INT'L CO., LTD.			
H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang			
Title: COVER SHEET			
Size	Document Number		Rev
	WISE (MS-6715)		0C
Date:	Monday, October 21, 2002	Sheet	1 of 30



5		4		3		2		1			
Revision Initial ver: 0AE0 on 07/31/2002 Schematic Initial on July 31.		Revision change list from ver: 0AE3 to ver: 0AE4 on 8/14/2002 Sheet 13: Modify clock generator library. Sheet 14: Modify some block for customer request, detail list on below: (1) Change SERIAL PORT 2 connector to 10 pin center-keyed shrouded header. (2) Add TI GD75232. (3) Change label PS_ON to PS_ON#. Sheet 15: Modify some block for customer request, detail list on below: (1) Delete Q7,Q8,Q10,Q11,Q12,Q34. (2) Modify this page same as reference schematic. Sheet 17: Exchange pin 103 and pin 167 on DIMM1 and DIMM2. Sheet 18: Exchange pin 103 and pin 167 on DIMM3 and DIMM4. Sheet 21: Modify some block for customer request, detail list on below: (1) Add 33 ohm series resistors on Data 15:0 on Primary IDE. (2) Add 33 ohm series resistors on Data 15:0 on Secondary IDE. (3) Delete U12, NC7WZ08. Sheet 24: Modify some block for customer request, detail list on below: (1) Delete Q31, R376, R377,and R378. (2) Change label PS_ON to PS_ON#. (3) Delete U12, NC7WZ08. Sheet 25: Change Q25 from 2N3904 to 2N7002.		Revision change list from ver: 0AE4 to ver: 0AE5 on 08/16/2002 Sheet 6: Modify some block for customer request, detail list on below: (1) All TESTHI pull up resistors change from 51ohm to 62ohm. (2) Delete OPTIMZ label. Sheet 7: Modify some block for customer request, detail list on below: (1) Delete EC1 and EC2. (2) Change L1 and L2 from 4.7uH to 10uH. Sheet 8: Modify some block for customer request, detail list on below: (1) Separate from VCCA_FSB and add 0.1uF cap to GND on pin A31. (2) Change C225 from 0.22uF to 0.47uF. Sheet 10: Modify some block for customer request, detail list on below: (1) Add 2pins header to pin T20. (2) Change pin D14 and C14 to OC#2 signal. (3) Change label OC#2 to OC#3. (4) Change label OC#3 to OC#7. (5) Add label CL_VREF and CL_SWING to pin AF4 and AF2. (6) Delete R65 on pin AG10. Sheet 11: Modify some block for customer request, detail list on below: (1) Add 0.1uF cap to pin F19. (2) Add 0.1uF cap to pin Y5, AA4 and AB4. (3) Add 0.1uF cap to pin F7 and F8. Sheet 12: Modify some block for customer request, detail list on below: (1) Change R102 from 0ohm to 10Kohm. Sheet 13: Modify some block for customer request, detail list on below: (1) Change R154 and R152 from 300ohm to 330ohm. (1) Change R151 from 2Kohm to 2.2Kohm. Sheet 15: Modify some block for customer request, detail list on below: (1) Add 47ohm resistor to AC_SDIN0. (2) Change R199 from 10ohm to 47ohm and add 47pF cap. (3) Change R219 and R209 from 4.7Kohm to 100ohm. (4) Change R202, R203, R207, R208 from 6.8Kohm to 4.7Kohm. (5) Add divide 1Kohm pull down resistor to OUT_R and OUT_L signals. (6) Delete C71.		Revision change list from ver: 0AE4 to ver: 0AE5 on 08/16/2002 Sheet 17: Modify some block for customer request, detail list on below: (1) Add two 75 ohm divide resistors in DDR_VREF. (2) Change 110ohm to 56ohm on Rterm array resistors. (3) Add two divide 75ohm resistors pin 1. Sheet 18: Modify some block for customer request, detail list on below: (1) Add two 75 ohm divide resistors in DDR_VREF. (2) Change 110ohm to 56ohm on Rterm array resistors. (3) Add two divide 75ohm resistors pin 1. Sheet 20: Modify some block for customer request, detail list on below: (1) Add 2pins header for support Prochot latch. Sheet 21: Modify some block for customer request, detail list on below: (1) Change R299 and R295 from 4.7Kohm to 8.2Kohm. Sheet 22: Modify some block for customer request, detail list on below: (1) Add one usb power circuit to sepearate port 0,1 and 2,3. (2) Change R315 and R313 from 21Kohm to 470Kohm. (3) Change R320 and R319 from 51Kohm to 560Kohm. (4) Change C134 from 470pF to 1000pF. Sheet 24: Modify some block for customer request, detail list on below: (1) Change R380 from 330ohm to 68ohm. Sheet 27: Modify some block for customer request, detail list on below: (1) Change CT41-CT44 from 2200uF to 560uF. Sheet 28: Modify some block for customer request, detail list on below: (1) Change label OC#3 to OC#7. (2) Add some divide resistors to CL_VREF and CL_SWING signals. (3) Change R1 from 100ohm to 200ohm and add a 200ohm resistor pull to VTT voltage. (4) Delete R14. and ITP_VCC direct connect to Vccp. (5) Change BPM# from 51ohm to 62ohm. (6) Change R30 from 220ohm to 200ohm. (7) Add two 0ohm resistors to support ITP or USB_ITP port. (6) Change R17 from 27ohm to 47ohm.		Revision change list from ver: 0AE5 to ver: 0AE6 on 08/19/2002 Sheet 25: Modify some block for customer request, detail list on below: (1) Add 300 ohm resistor from BOOT to VCC_VID and change R423 to 10Kohms. (2) Change R411 and R415 to 3V_SW_CTRL# signal. Sheet 27: Modify some block for customer request, detail list on below: (1) Add Northwood FB network and Prescott FB network to VRM controlled by BOOT. (2) Change 110ohm to 56ohm on Rterm array resistors. (3) Change R460,R464,R467,and R470 from 2.83Kohm to 3.3Kohm. Sheet 28: Add teo 10Kohm pull down resistors to RSMRST# and ICH_GD signals.		Revision change list from ver: 0AE6 to ver: 0AE7 on 08/20/2002 Sheet 13: Modify some block for customer request, detail list on below: (1) Change R495 from ICHPCLK to LANPCLK signal. (2) Change R496 from FWHPCLK to PCICLK0 signal. (3) Change R497 from LANPCLK to PCICLK1 signal. Sheet 16: Delete CB89,CB90,CB88,CB114, CB117, and CB118. Sheet 17: Change all component from 0603 to 0402. Sheet 18: Change all component from 0603 to 0402.	
Revision change list from ver: 0AE0 to ver: 0AE1 on 08/01/2002 Sheet 1: Modify some txts. Sheet 2: Modify some txts. Sheet 16: Move Lan connector to page 26. Sheet 25: Modify some block for customer request, detail list on below: (1) Modify 5v USB power supplier. (2) Modify 5V main power circuit. (3) Modify GMCH VTT voltage supplier. (4) Add GMCH VTT reference voltage circuit. Sheet 26: Modify some block for customer request, detail list on below: (1) Modify 3V standby power supplier. (2) Change VTT_DDR to LP2995. (3) Add lan magnetic circuit. (4) Modify Lan connector. (5) Add 1.5V standby voltage.		Revision change list from ver: 0AE1 to ver: 0AE2 on 08/09/2002 Sheet 8: Change VTT_FSB to capacitors termination on pin A15 and A21. Sheet 9: Change VCC_DDR to capacitors termination on pin E35,E35,AA35,AR21 and AR15. Sheet 27: Change some bulk caps from 2200uF to 560uF.		Revision change list from ver: 0AE2 to ver: 0AE3 on 08/13/2002 Sheet 12: Modify some block for customer request, detail list on below: (1) Delete GP14 and GP15 on pin U21 and pin T20 on ICH5. (2) Add CHASIS_ID2 on pin V3 on ICH5. (3) Delete USB6+, USB6-, USB7+, and USB7-. (4) Change FRONT_USB_DET# from pin C13 to pin D13 on ICH5. Sheet 13: Modify some block for customer request, detail list on below: (1) Modify clock generator library. (2) Change PCI clock label. (3) Add strapping resistors. Sheet 17: Delete some caps on VCC_DDR. Sheet 18: Delete some caps on VCC_DDR. Sheet 19: Delete some AGP termination resistors. Sheet 20: Change PCI clock label. Sheet 22: Modify some block for customer request, detail list on below: (1) Delete 2 ports USB, and one USB power. (2) Removed LAN connector to here. Sheet 24: Modify some block for customer request, detail list on below: (1) Change from GP14 to NC on pin 10 of F_P1. (2) Change from NC to CHASIS_ID2 on pin 15 of F_P1. (3) Change from GP15 to CHASIS_ID0 on pin 17 of F_P1. (4) Change from GND to CHASIS_ID1 on pin 18 of F_P1. (5) Pull VCC3_SB to pin C13 on ICH5. Sheet 27: Modify some block for customer request, detail list on below: (1) Change R473 from 1Kohm to NC. (2) Change R475 from 0 ohm to NC. (3) Change some bulk caps from 2200uF to 560uF. Sheet 28: Delete R89,R90,R91, and R92.							
5		4		3		2		1			


		MICRO-STAR INT'L CO., LTD. H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang	
Title		REVISION HISTORY - 1	
Size	Document Number		Rev 0C
		WISE (MS-6715)	
Date:	Monday, October 21, 2002	Sheet	3 of 30
		1	

5		4		3		2		1						
Revision change list from ver: 0AE7 to ver: 0AE8 on 08/21/2002					Revision change list from ver: 0AE9 to ver: 0AEA on 08/26/2002					Revision change list from ver: 0AEC to ver: 0AED on 09/12/2002				
Sheet 7: Change some caps of north side to not install.					Sheet 23: Modify some block for customer request, detail list on below:					Sheet 14: Modify some block for customer request, detail list on below:				
Sheet 12: Modify some block for customer request, detail list on below:					(1) Change H/W monitoring circuit.					(1) Swap net BRD_V1 and FAN_CLAMP.				
(1) Add LPC_DRQ#1 label on pin R2 on ICH5.					(2) Change Fan circuit.					(2) Delete R551, and change net 5V_IN to COMM_B_DET#.				
(2) Change pin Y12 from INTRUDER# to HOOD_SENSE#.					Sheet 24: Change Label from VCC3_SB to 3VSB.					Sheet 15: Modify some block for customer request, detail list on below:				
Sheet 13: Modify some block for customer request, detail list on below:					Sheet 25: Change Label from VCC3_SB to 3VSB.					(1) Change R196 to 3.3Kohm.				
(1) Remove R143 and R142. Connect FWH_RST# signal directly to PCIRST#.					Sheet 26: Change Label from VCC3_SB to 3VSB.					(2) Add a 270pF cap to GND and AGND, not install.				
(2) Delete R154,Q5,Q3, and R151.					Sheet 27: Change Label from VCC3_SB to 3VSB.					(3) Add a 1uF caps to MONO_L and MONO_L_R.				
(3) Change R152 from 330 ohm to 8.2K ohm.					Sheet 28: Change Label from VCC3_SB to 3VSB.					(4) Add a 1uF caps to MONO_R and MONO_R_R.				
(4) Add one resistor to SEC_PCLK signal and share with SIO_PCLK.					Revision change list from ver: 0AEA to ver: 0AEB on 09/03/2002					(5) Change R501 and R555 to 130ohm.				
(5) Delete INIT# BLOCK.					Sheet 6: Change CPU Symbol - pin F6=GTLREF3, pin F20=GTLREF2, pin AA6=GTLREF1, pin AA21=GTLREF0.					(6) Change C218 from 4700pF to 0.01uF.				
Sheet 14: Modify some block for customer request, detail list on below:					Sheet 9: Modify some block for customer request, detail list on below:					Sheet 17: Change net DDR_VREF to DDR_VREF1.				
(1) Change pin 44 to BRD_V1.					(1) Disconnect U28 pin E34 (GMCH) directly to VREF.					Sheet 18: Change net DDR_VREF to DDR_VREF2, and add two resistors.				
(2) Change pin 45 to MB_ADPT_DET#.					(2) Add a 2.2uF cap to this pin E34.					Sheet 23: Modify some block for customer request, detail list on below:				
(3) Change pin 47 to SEC_TPM_PRES.					Sheet 13: Modify some block for customer request, detail list on below:					(1) Modify H/W monitoring and FAN controller.				
(4) Change pin 49 to MB_ADPT_DET#.					(1) Change R135 & R139 from 1K to 10K.					(2) Change U13 pin 22 from VCC_DDR to No Connect.				
(5) Change pin 54 to FDD_2M.					(2) Add pullup resistor from BSEL0 to VCC3.					Sheet 24: Add PROCHOT# LED.				
(6) Add pin 104 to 5V_IN.					(3) Add pullup resistor from BSEL1 to VCC3.					Sheet 25: Modify some block for customer request, detail list on below:				
Sheet 18: Change all component from 0603 to 0402.					Sheet 21: Change FB16, FB18 & FB20 to be the same as FB17, FB19 & FB21.					(1) Delete R394 and R401.				
Sheet 20: Modify some block for customer request, detail list on below:					Sheet 25: Modify some block for customer request, detail list on below:					(2) Change C166 to 0.01uF.				
(1) Change TAP resistors from 4.7Kohm to 2.2Kohm.					(1) Change Q40 & Q41 to Depletion Mode JFETs.					(3) Change Q38 pin 5 and pin 6 to VCC5_STR.				
(2) Add a 2.2Kohm pull down resistor to PCIRST#1.					(2) Connect R400 to -12V.					(4) Change Q39 pin 5 and pin 6 to VCC3.				
Sheet 24: Add Security header.					(3) Change R399 to a 39 ohm RNET and connect in parallel to VCC5.					(5) Change Q38 pin 3 to PHASE_2V5.				
Sheet 25: Change VCC5 & VCC3 Discharge Residual Voltage same as reference schematic.					(4) Change R405 to a 39 ohm RNET and connect in parallel to VCC3.					(6) Change Q39 pin 3 to PHASE_1V5.				
Revision change list from ver: 0AE8 to ver: 0AE9 on 08/23/2002					(5) Move R417 from Drain of Q51 to Source.					(7) Change DZ5 to VCC5.				
Sheet 16: Support BCM4401.					(6) Change R417 from 150 to 866 ohms.					(8) Change U15 pin 15 and 16 to VCC5_STR.				
Sheet 20: Modify some block for customer request, detail list on below:					(7) Change R425 from 150 to 634ohms.					Sheet 26: Modify some block for customer request, detail list on below:				
(1) Delete CT17.					(8) Change R426 from 150 to 499 ohms.					(1) Add VR THERMAL BLOCK.				
(2) Change CT16 from intall to not install.					Sheet 28: Change R46 & R50 to 150 ohms 1%.					(2) Add ICH5 VCCSUS1_5A, B, and C voltage regulatot to support this version fail chipset.				
Sheet 23: Delete CB284 and R324.					Revision change list from ver: 0AEB to ver: 0AEC on 09/09/2002					Sheet 28: Modify some block for customer request, detail list on below:				
Sheet 27: Change R456,R466,R479, and R489 from 1 ohm/1206 to 4.7ohm/0805.					Sheet 7: Delete 0.1uF caps on CPU side.					(1) Delete R35, IERR#.				
Revision change list from ver: 0AE9 to ver: 0AEA on 08/26/2002					Sheet 8: Change R41 from 24.9ohm to 20ohm.					(2) Change net GPI12 to PS_DETECT.				
Sheet 11: Change Label from VCC3_SB to 3VSB.					Sheet 9: Modify some block for customer request, detail list on below:					(3) Change net GPI7 to PROC_HOT#.				
Sheet 13: Modify some block for customer request, detail list on below:					(1) Disconnect U2 pin AR31 (GMCH).					(4) Add Thermtrip Translation Block.				
(1) Change Label from PCIRST# to PCIRST_ICH5#.					(2) Disconnect U2 pin AL35 (GMCH) and add single cap to it.					(5) Change RN3 pin 2 to No Connect.				
(2) Change all pull high resistors of clock generator from VCC3V to VCC3.					Sheet 17: Delete decoupling caps between VCC_DDR and VTT_DDR.					(6) Delete C36, C37, and R100.				
Sheet 14: Modify some block for customer request, detail list on below:					Sheet 18: Delete decoupling caps between VCC_DDR and VTT_DDR.					(7) Delete net RTC_XI.				
(1) Change Label from VCC3_SB to 3VSB.					Sheet 21: Change all array resistors from 0603 to 0402 on all IDE.					Revision change list from ver: 0AED to ver: 0AEE on 09/18/2002				
(2) Change pin 45 to GP25 and add a 4.7Kohm resistor to VCC3 on GP25.					Sheet 22: Add secondary transformer to support 10M and 100M NIC.					Sheet 11: Change U3 pin A5 from PREQ#A to BRD_ID1. Delete R72.				
(3) Add a label SYSMAG_INT on pin 61.					Revision change list from ver: 0AEC to ver: 0AED on 09/12/2002					Sheet 12: Modify some block for customer request, detail list on below:				
(4) Change pin 44 to MB_ADPT_DET#.					Sheet 6: Modify some block for customer request, detail list on below:					(1) Change U3 pin G23 from BRD_ID1 to SATALED#.				
(5) Change pin 49 to SEC_TPM_PRES.					(1) Disconnect CPU1 pin AC3, IERR# signal.					(2) Change U3 pin U22 from RISER#2 to No Connect.				
Sheet 15: Modify some block for customer request, detail list on below:					(2) Add a pull down resistor to CPU1 pin AE26, OPTIMIZ signal, and not install.					(3) Change U3 pin T1 from BRD_ID0 to NIC_ENABLE#.				
(1) Delete R514, R515, C81, C86, C88, C89.					Sheet 7: Change R36 from 1Kohm to 2.43Kohm.					(4) Change U3 pin V2 from SIO_PME# to PCI_PME#.				
(2) Change R211 & R216 to 0 ohm.					Sheet 11: Add RN91 to support VCCSUS1_5A,B,C voltage for ICH5.					(5) Change U3 pin F21 from CH_FAN_OVRD to BRD_ID0.				
(3) Change C82 & C84 to 4.7uF.					Sheet 12: Modify some block for customer request, detail list on below:					Sheet 13: Change R625 and R626 to 1Kohm.				
(4) Change R209 & R219 to 4.7K.					(1) Change net GPI12 to PS_DETECT.					Sheet 14: Modify some block for customer request, detail list on below:				
(5) Add 0.22uF and 4.12K in series to pin1 of Front Audio Header.					(2) Add net FAN_CMD to pin U20.					(1) Change U6 pin 29 from COMM_B_DET# to DDRC and add pull up to VCC3.				
(6) Add label bias circuit to pin 3 of Front Audio Header.					(3) Change net GPI7 to PROC_HOT#.					(2) Change R191 from 3VSB to VCC3.				
(7) Add X_330 ohm from OUT_L to junction of C218 & R504.					(4) Change R102 to 390Kohm, not install ,and a resistor to GND.									
Sheet 16: Change Label from VCC3_SB to 3VSB.					(5) Delete net RTC_XI.									
Sheet 21: Change Label from VCC3_SB to 3VSB.					Sheet 14: Modify some block for customer request, detail list on below:									
Sheet 22: Change Label from VCC3_SB to 3VSB.					(1) Change net TRMTRIP# to SIO_TRMTRIP#.									
					(2) Delete R551, and change net 5V_IN to COMM_B_DET#.									

5	4	3	2	1
Revision change list from ver: 0AED to ver: 0AEE on 09/18/2002 Sheet 14: Modify some block for customer request, detail list on below: (3) Change U6 pin 8 from PLED to SUSLED. (4) Change U6 pin 13 from SUSLED to PLED. (5) Change U6 pin 14 from SIO_PME# to RI#. (6) Change U5 & U22 from 75232 to TI75185. Sheet 19: Change U11 pin 55 from RISER#2 to No Connect. Delete R148. Sheet 21: Modify some block for customer request, detail list on below: (1) Add 1K pull up from IDEA_RST# to VCC5. (2) Add 1K pull up from IDEB_RST# to VCC5. Sheet 22: Delete U32. Sheet 23: Change CT53 and CT54 to 25V part. Sheet 25: Change Q51 and Q53 to FDV301N. Sheet 26: Add U35 for support sata led on front panel. Sheet 28: Modify some block for customer request, detail list on below: (1) Add R36 62 ohms from TRMTRIP# to VCCP. (2) Change R80 from TRMTRIP# to ICH_TRMTRIP#.		Revision change list from ver: 0AE11 to ver: 0AE12 on 10/01/2002 Sheet 13: Modify some block for customer request, detail list on below: (1) Change SMBCLK to SMB_CLK. (2) Change SMBDATA to SMB_DATA. Sheet 17: Modify some block for customer request, detail list on below: (1) Change SMBCLK to SMB_CLK. (2) Change SMBDATA to SMB_DATA. Sheet 18: Modify some block for customer request, detail list on below: (1) Change SMBCLK to SMB_CLK. (2) Change SMBDATA to SMB_DATA. Sheet 19: Add some caps between VCC3 and VCC5. Sheet 20: Add some caps on VCC3 and VCC5. Sheet 23: Modify some block for customer request, detail list on below: (1) Change SMBCLK to SMB_CLK. (2) Change SMBDATA to SMB_DATA.		
Revision change list from ver: 0AEE to ver: 0AEF on 09/22/2002 Sheet 14: Modify some block for customer request, detail list on below: (1) Change KBGND to GND on COM2. (2) Delete FB3. (3) Change U6 pin 14 from SIO_PME# to RI#. (4) Change U5 & U22 from 75232 to TI75185. Sheet 19: Change U11 pin 55 from RISER#2 to No Connect. Delete R148.		Revision change list from ver: 0AE12 to ver: 0BE0 on 10/16/2002 Sheet 8: Change U28 to install and R526 to not install. Sheet 10: Add pin D10 to GND. Sheet 11: Change RN91 to not install. Sheet 12: Modify some block for customer request, detail list on below: (1) Add RSMRST# pull high resistor. (2) Add PWRBTN# pull high resistor. (3) Change R628 to R102 to install. Sheet 13: Add ICH66 pull down resistor. Sheet 14: Modify some block for customer request, detail list on below: (1) Change RSLCT to SLCT. (2) Change RPE to PE. Sheet 16: Modify some block for customer request, detail list on below: (1) Add two resistors to VDD_PCI voltage. (2) Delete DZ3. Sheet 17: Add some caps on VCC_DDR voltage. Sheet 18: Add some caps on VTT_DDR voltage. Sheet 22: Change LAN connector to popular 8pins. Sheet 25: Modify some block for customer request, detail list on below: (1) Change FAN5236 circuit. (2) Change VCC5_STR circuit. (3) Change Q50 to TO-252. (4) Change VTT circuit some components to not install. Sheet 26: Move 1_5VSB voltage. Sheet 28: Change Q95 to 2N3906.		
Revision change list from ver: 0AEF to ver: 0AE10 on 09/27/2002 Sheet 7: Modify some block for customer request, detail list on below: (1) Change EC32,46,5,30,15,23,49,45,25,and EC37 to not install. (2) Change EC 8,42,21,43,38,28,29,36,17,16,39, and EC35 to not install. Sheet 16: Modify some block for customer request, detail list on below: (1) Change U9 pin H2 from PIRQ#H to PIRQ#E. (2) Change U9 pin C3 from PGNT#5 to PGNT#0. (3) Change U9 pin J3 from PREQ#5 to PREQ#0. Sheet 19: Modify some block for customer request, detail list on below: (1) Change AGP1 pin A6 from PIRQ#A to PIRQ#C. (2) Change AGP1 pin B6 from PIRQ#B to PIRQ#D. (3) Change U11 pin 5 from PIRQ#A to PIRQ#F. (4) Change U11 pin 66 from PIRQ#B to PIRQ#G. (5) Change U11 pin 6 from PIRQ#C to PIRQ#A. (6) Change U11 pin 67 from PIRQ#D to PIRQ#C. Sheet 20: Modify some block for customer request, detail list on below: (1) Change PCI1 pin A17 from PGNT#0 to PGNT#5. (2) Change PCI1 pin B18 from PREQ#0 to PREQ#5. Sheet 22: Change NIC_IDESEL to NIC_IDSEL. Sheet 27: Change CT35 to not install.		Revision change list from ver: 0BE0 to ver: 0BE1 on 10/18/2002 Sheet 13: Change pull high strapping to pull down. Sheet 15: Change some component to fix audio solution. Sheet 27: Change some components to fix VRM solution. Sheet 30: Add two mini jumpers to support front panel.		
Revision change list from ver: 0AE10 to ver: 0AE11 on 09/30/2002 Sheet 16: Modify some block for customer request, detail list on below: (1) U9 pin P9 should connect to U31 pin 4. (2) U9 pin N9 should connect to U31 pin 3. (3) U31 pin 1 should connect to U9 pin P10 (EE_DATA). (4) U31 pin 2 should connect to U9 pin M10 (EE_CLK). Sheet 28: Add SMBBUS isolation block.				
MSI MICRO-STAR INT'L CO., LTD. H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang Title REVISION HISTORY - 3 Size Document Number Rev OC Date Monday, October 21, 2002 Sheet 1 5 of 30				
5	4	3	2	1


		MICRO-STAR INT'L CO., LTD. H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang	
Title REVISION HISTORY - 3			
Size	Document Number VISE (MS-6715)		Rev 0C
Date:	Monday, October 21, 2002		Sheet 5 of 30

CPU SIGNAL BLOCK




MICRO-STAR INT'L CO., LTD. H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang		
Title Intel mPGA478B - Signals		
Size	Document Number	Rev
	WISE (MS-6715)	OC
Date: Monday, October 21, 2002	Sheet 6 of 30	


CPU VOLTAGE BLOCK



CPU DECOUPLING CAPACITORS




820u/2.5V properly in further





MICRO-STAR INT'L CO., LTD.


H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang

Title			Intel mPGA478B - Power
Size	Document Number	Rev	
VISE (MS-6715)			0C
Date:	Monday, October 21, 2002	Sheet	7 of 30












ICH5 Pull-Up / Down Resistors



ICH5 Decoupling Capacitors


All caps be placed less than 100mils.



MICRO-STAR INT'L CO., LTD.

H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang

Title			Intel ICH5 - PCI & IDE & AC97 Signals		
Size			Document Number		
Date			Tuesday, October 22, 2002		
Sheet			11 of 30		
Rev			0C		








MICRO-STAR INT'L CO., LTD.
H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang

Title: Intel ICH5 - Other Signals

Size	Document Number	Rev
	WISE (MS-6715)	0C


Date: Monday, October 21, 2002 Sheet 12 of 30

Clock Generator - CY28405




EMC HF filter capacitors, located close to PLL


Clock Generator VTT Power Down Block




Mounting Holes




Optics Orientation Holes




Simulation




Firmware Hub (FWH)




BIOS PROTECT BLOCK




FWH Decoupling Capacitors



FWH Strapping Resistors



MICRO-STAR INT'L CO., LTD.		
H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang		
Title CY28405 & FWH		
Size	Document Number	Rev 0C
Date: Monday, October 21, 2002		
Sheet 13 of 30		



DIMM

SIGNALS

POWER

GROUND

Other components: VTT_DDR, CB489, CB491, CB493, CB495, CB499, CB505, VREF, WP, FETENIN, NCRESET#, C114, 0.1u_Y5V-0402, VCC_DDR, VDD, VDDQ, GND.

The diagram illustrates the VTT_DDR memory architecture, showing two main memory banks: VTT_DDR and VTT_I. Each bank is organized into rows and columns, with specific memory cells and their internal connections detailed.

VTT_DDR Bank Details:

- MD0 B6:** Rows MD0 B2 to MD0 B11. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B11:** Rows MD0 B1 to MD0 B11. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B12:** Rows MD0 B12 to MD0 B15. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B16:** Rows MD0 B16 to MD0 B19. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B20:** Rows MD0 B20 to MD0 B23. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B24:** Rows MD0 B24 to MD0 B27. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B28:** Rows MD0 B28 to MD0 B31. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B32:** Rows MD0 B32 to MD0 B35. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B36:** Rows MD0 B36 to MD0 B39. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B40:** Rows MD0 B40 to MD0 B43. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B44:** Rows MD0 B44 to MD0 B47. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B48:** Rows MD0 B48 to MD0 B51. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B52:** Rows MD0 B52 to MD0 B55. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B56:** Rows MD0 B56 to MD0 B59. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B60:** Rows MD0 B60 to MD0 B63. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B64:** Rows MD0 B64 to MD0 B67. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B68:** Rows MD0 B68 to MD0 B71. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B72:** Rows MD0 B72 to MD0 B75. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B76:** Rows MD0 B76 to MD0 B79. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B80:** Rows MD0 B80 to MD0 B83. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B84:** Rows MD0 B84 to MD0 B87. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B88:** Rows MD0 B88 to MD0 B91. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B92:** Rows MD0 B92 to MD0 B95. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B96:** Rows MD0 B96 to MD0 B99. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B100:** Rows MD0 B100 to MD0 B103. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B104:** Rows MD0 B104 to MD0 B107. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B108:** Rows MD0 B108 to MD0 B111. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B112:** Rows MD0 B112 to MD0 B115. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B116:** Rows MD0 B116 to MD0 B119. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B120:** Rows MD0 B120 to MD0 B123. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B124:** Rows MD0 B124 to MD0 B127. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B128:** Rows MD0 B128 to MD0 B131. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B132:** Rows MD0 B132 to MD0 B135. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B136:** Rows MD0 B136 to MD0 B139. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B140:** Rows MD0 B140 to MD0 B143. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B144:** Rows MD0 B144 to MD0 B147. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B148:** Rows MD0 B148 to MD0 B151. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B152:** Rows MD0 B152 to MD0 B155. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B156:** Rows MD0 B156 to MD0 B159. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B160:** Rows MD0 B160 to MD0 B163. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B164:** Rows MD0 B164 to MD0 B167. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B168:** Rows MD0 B168 to MD0 B171. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B172:** Rows MD0 B172 to MD0 B175. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B176:** Rows MD0 B176 to MD0 B179. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B180:** Rows MD0 B180 to MD0 B183. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B184:** Rows MD0 B184 to MD0 B187. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B188:** Rows MD0 B188 to MD0 B191. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B192:** Rows MD0 B192 to MD0 B195. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B196:** Rows MD0 B196 to MD0 B199. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B200:** Rows MD0 B200 to MD0 B203. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B204:** Rows MD0 B204 to MD0 B207. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B208:** Rows MD0 B208 to MD0 B211. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B212:** Rows MD0 B212 to MD0 B215. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B216:** Rows MD0 B216 to MD0 B219. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B220:** Rows MD0 B220 to MD0 B223. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B224:** Rows MD0 B224 to MD0 B227. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B228:** Rows MD0 B228 to MD0 B231. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B232:** Rows MD0 B232 to MD0 B235. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B236:** Rows MD0 B236 to MD0 B239. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B240:** Rows MD0 B240 to MD0 B243. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B244:** Rows MD0 B244 to MD0 B247. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B248:** Rows MD0 B248 to MD0 B251. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B252:** Rows MD0 B252 to MD0 B255. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B256:** Rows MD0 B256 to MD0 B259. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B260:** Rows MD0 B260 to MD0 B263. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B264:** Rows MD0 B264 to MD0 B267. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B268:** Rows MD0 B268 to MD0 B271. Columns include R4N43, R4N45, R4N47, and R4N49.
- MD0 B272:** Rows MD0 B272 to

The schematic diagram illustrates the power supply circuit for the TMS320C6745. It features three main input sections: VTT_DDR, VTT_DDR, and VCC_DDR. Each section contains a series of capacitors connected to a common ground. The capacitors are labeled with their values and the voltage they are connected to (e.g., 0.1u YSV-0402). The VCC_DDR section also includes a 100nF capacitor and a 100k resistor connected to a 100V source.

Component	Value	Voltage
CB176	0.1u	YSV-0402
CB178	0.1u	YSV-0402
CB180	0.1u	YSV-0402
CB181	0.1u	YSV-0402
CB184	0.1u	YSV-0402
CB187	0.1u	YSV-0402
CB190	0.1u	YSV-0402
CB195	0.1u	YSV-0402
CB200	0.1u	YSV-0402
CB205	0.1u	YSV-0402
CB210	0.1u	YSV-0402
CB215	0.1u	YSV-0402
CB220	0.1u	YSV-0402
CB225	0.1u	YSV-0402
CB177	0.1u	YSV-0402
CB179	0.1u	YSV-0402
CB182	0.1u	YSV-0402
CB185	0.1u	YSV-0402
CB188	0.1u	YSV-0402
CB191	0.1u	YSV-0402
CB196	0.1u	YSV-0402
CB201	0.1u	YSV-0402
CB206	0.1u	YSV-0402
CB211	0.1u	YSV-0402
CB216	0.1u	YSV-0402
CB221	0.1u	YSV-0402
CB226	0.1u	YSV-0402
CB227	0.1u	YSV-0402
CT52	1000.63V	
CB212	0.1u	YSV-0402
CB222	0.1u	YSV-0402
CB227	0.1u	YSV-0402
CB353	0.1u	YSV-0402
CB463	0.1u	YSV-0402
CB464	0.1u	YSV-0402
CB465	0.1u	YSV-0402
CB466	0.1u	YSV-0402
CB467	0.1u	YSV-0402
CB468	0.1u	YSV-0402
CB469	0.1u	YSV-0402
CB470	0.1u	YSV-0402



H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang

Title				DDR DIMM 3 & 4			
Size	Document Number					Rev	
	VISE (MS-6715)					0C	
Date:	Monday, October 21, 2002			Sheet	18	of	30

VCC5 = 60mils trace / 15 mils space

[illegible]

GSERR# R267 X 8.2K VCC_AGP

VCC3

CB363 X 0.1u Y5V

CB364 X 0.1u Y5V

CB365 X 0.1u Y5V

CB367 X 0.1u Y5V

VCC5

[illegible]




H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang

Size	Document Number
	WISE (MS-6715)

PCI SLOT 1 (PCI VER: 2.2 COMPL)

PCI SLOT 2 (PCI VER: 2.2 COMPL)

PCI SLOT 3 (PCI VER: 2.2 COMPL)



IDSEL = AD20

MASTER = PREQ#0

PIRQ#A

IDSEL = AD25

MASTER = PREQ#1


PIRQ#C

IDSEL = AD26


MASTER = PREQ#2

PIRQ#F

PCI PULL-UP / DOWN RESISTORS



PCI SLOT DECOUPLING CAPACITORS





MICRO-STAR INT'L CO., LTD.
HW Project Leader : Andy Chen
HW Project Engineer : Prudence Wang

Title		PCI 1& 2 & 3 Slots	
Size	Document Number	Rev	
Date: Monday, October 21, 2002		Sheet 20 of 30	
VISE (MS-6715)		OC	


PRIMARY IDE BLOCK

ATA 33/66/100 IDE Connectors



SECONDARY IDE BLOCK



Video Connector



Internal Ring Wake Up Block



MICRO-STAR INT'L CO., LTD.


H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang

Title	ATA33/66/100 IDE & VIDEO Connectors
-------	-------------------------------------


WISE (MS-6715)

Date: Monday, October 21, 2002 Sheet 21 of 30


POWER CIRCUIT FOR USB PORT 0,1




POWER CIRCUIT FOR USB PORT 2,3



POWER CIRCUIT FOR USB PORT 4,5




REAR PANEL USB CONNECTOR FOR USB PORT 0,1




LAN MAGNETICS

NOT INSTALL	BCM4401
	C175,C178
	R500,R501
Transformer	H1267


L05-0100050-P21




REAR PANEL USB CONNECTOR FOR USB PORT 2,3




LAN CONNECTOR



FRONT PANEL USB CONNECTOR FOR USB PORT 4,5









LAN IDSEL BLOCK




MICRO-STAR INT'L CO., LTD. H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang		
Title: USB & LAN Connectors		
Size:	Document Number:	Rev: 0C
Date: Monday, October 21, 2002		
Sheet 22 of 30		


H/W MONITOR - ADM1027




CPU FAN




SYSTEM FAN




Multi Bay Circuit



Hood Sense Circuit




Hood Lock Circuit




PWM OVER VOLTAGE PROTECT CIRCUIT

Block function to force VCC_CORE voltage drop to zero within 0.5s after Thermaltrip active.


Optional delay circuit $T=RC > TRMTRIP\#$ ready to VCCP voltage level



		MICRO-STAR INT'L CO., LTD. H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang	
		Title: H/W MONITORING & FAN & THERMAL TRIP	
Size	Document Number	VISE (MS-6715) Date: Monday, October 21, 2002	
Sheet 23 of 30		Rev 0C	




Front Panel




STATE	S0	S1	S3	S4/S5
P_LED	Green	Yellow	Yellow	DARK
S_LED (Yellow)	DARK	BRIGHT	BRIGHT	DARK


SERIAL ATA CONNECTOR BLOCK



SECURITY HEADER BLOCK




Power Button Block




Prochot Latch Button



PCA LEDs Block



Riser Detect Block




MICRO-STAR INT'L CO., LTD.

H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang






Title	ATX Connector & Front Panel
-------	-----------------------------

Size	Document Number
	WISE (MS-6715)

Date: Tuesday, October 22, 2002 Sheet 24 of 30



VCC5 & VCC3 Discharge Residual Voltage



MICRO-STAR INT'L CO., LTD.

H/W Project Leader : Andy Chen
 H/W Project Engineer : Prudence Wang


Title: AGP & MEMORY & USB Regulator Controller

Size: Document Number


Rev: 0BE1

Date: Tuesday, October 22, 2002 Sheet 25 of 30


3.3V Dual Power Supplier




3.3V Standby Power Supplier




ICH5 VCCSUS1_5 VOLTAGE




GMCH_VTT ON/OFF CIRCUIT




VTT_DDR VOLTAGE SUPPLIER




GMCH VCC_DAC Voltage Supplier




VR THERMAL BLOCK



SATA LED BLOCK



MICRO-STAR INT'L CO., LTD. H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang		
Title: VCC3_SB & VCC_DAC & VTT Regulator Controller		
Size:	Document Number	Rev 0C
Date: Tuesday, October 22, 2002 Sheet 26 of 30		



ICH5

GPIO Pin	Type	Function
GPIO 0	I	PCI_REQ#4 (multifunction pin)
GPIO 1	O	PCI_GNT#4 (multifunction pin)
GPIO 2	I/O	PCI_PERR# (multifunction pin)
GPIO 3	I	PCI_IRQ#E (multifunction pin)
GPIO 4	O	PWM_GPIO4 (multifunction pin)
GPIO 5	O	Unused (multifunction pin)
GPIO 6	I	USB_OC2# (multifunction pin)
GPIO 7	I	USB_OC2# (multifunction pin)
GPIO 8	I	USB_OC2# (multifunction pin)
GPIO 9	I	USB_OC3# (multifunction pin)
GPIO 10	I	USB_OC3# (multifunction pin)
GPIO 11	I	AC_SDIN1 (multifunction pin)
GPIO 12	I	A20GATE (multifunction pin)
GPIO 13	I	Unused (multifunction pin)
GPIO 14	I	AUD_DET# (multifunction pin)
GPIO 15	O	Unused (multifunction pin)
GPIO 16	O	Unused (multifunction pin)
GPIO 18	O	Unused (multifunction pin)
GPIO 19	I	SIO_PME# (multifunction pin)
GPIO 20	O	Unused (multifunction pin)
GPIO 21	I	SIO_SMI# (multifunction pin)
GPIO 22	I	THERM# (multifunction pin)
GPIO 24	I	RI# (multifunction pin)
GPIO 25	I	KBRST# (multifunction pin)
GPIO 26	O	SUSCLK (multifunction pin)
GPIO 27	I	AGP_PME# (multifunction pin)
GPIO 28	O	Unused (multifunction pin)
GPIO 29	O	Unused (multifunction pin)
GPIO 30	O	Unused (multifunction pin)
GPIO 31	O	Unused (multifunction pin)
GPIO 32	O	EE_SEL (multifunction pin)
GPIO 33	O	EE_CLK (multifunction pin)
GPIO 34	O	EE_DO (multifunction pin)
GPIO 35	I	EE_DI (multifunction pin)
GPIO 36	I	SOS# (multifunction pin)
GPIO 37	I	SOS# (multifunction pin)
GPIO 38	I	SOS# (multifunction pin)
GPIO 39	O	Unused (multifunction pin)
GPIO 40	I/O	SMBCLK (multifunction pin)
GPIO 41	I/O	SMBDATA (multifunction pin)
GPIO 42	I/O	SMBCLK1 (multifunction pin)
GPIO 43	I/O	SMBDATA1 (multifunction pin)
GPIO 44	I/O	DDC_CLK (multifunction pin)
GPIO 45	I/O	DDC_DATA (multifunction pin)
GPIO 46	O	Unused (multifunction pin)
GPIO 47	O	CH_FAN_OVRD (multifunction pin)
GPIO 48	O	LPC_CS# (multifunction pin)
GPIO 49	O	FAN_CLAMP (multifunction pin)

PCI Config.

DEVICE	MCP1 INT Pin	REQ# /GNT#	IDSEL	CLOCK	CLK GEN PIN OUT
PCI Slot 1	INTA# INTB# INTC# INTD#	PCI_REQ#0 PCI_GNT#0	AD22	PCICLK0	MCP/AB20 (PCI_CLK0)
PCI Slot 2	INTD# INTA# INTB# INTC#	PCI_REQ#1 PCI_GNT#1	AD23	PCICLK1	MCP/AB18 (PCI_CLK1)
PCI Slot 3	INTC# INTD# INTA# INTB#	PCI_REQ#2 PCI_GNT#2	AD24	PCICLK2	MCP/AB12 (PCI_CLK2)

LPC Super I/O

GPIO Pin	Type	Function	GPIO Pin	Type	Function
GPIO 10	I	VERSION_ID0	GPIO 44	I/O	Unused
GPIO 11	I	VERSION_ID1	GPIO 45	I/O	Unused
GPIO 12	I	CPU_FAN	GPIO 46	O	SIO_SMI#
GPIO 13	I	PCI_PME#	GPIO 50	I/O	Unused
GPIO 14	I	CHASSIS_ID0	GPIO 51	I/O	Unused
GPIO 15	I	CHASSIS_ID1	GPIO 52	I/O	Unused
GPIO 16	I/O	Unused	GPIO 53	I/O	Unused
GPIO 17	I/O	Unused	GPIO 54	I/O	Unused
GPIO 20	I/O	ATADET0	GPIO 55	I/O	Unused
GPIO 21	I/O	ATADET1	GPIO 56	I/O	Unused
GPIO 22	I/O	Unused	GPIO 57	I/O	Unused
GPIO 23	I	BOARD_ID0	GPIO 60	I/O	Unused
GPIO 24	I/O	SIO_ADDR	GPIO 61	I/O	Unused
GPIO 25	I/O	Unused	GPIO 62	I	PWBTIN#
GPIO 26	I	CPUOCC#	GPIO 63	I	DLY_S3#
GPIO 27	I	BOARD_ID1	GPIO 64	I	SLP_S5#
GPIO 30	O	PLED	GPIO 65	I	USB_SENS
GPIO 31	O	SUSLED	GPIO 66	O	PWRBTN#
GPIO 32	I/O	TRMTRIP#	GPIO 67	O	PS_ON
GPIO 33	I/O	FDD_DET	GPIO 70	I/O	Unused
GPIO 34	O	BIOS Protect	GPIO 71	I	RISER#1
GPIO 35	I/O	Unused	GPIO 72	I	RISER#2
GPIO 36	O	MOB#	GPIO 73	I	PHY_DIS
GPIO 37	O	DSB#	GPIO 74	I/O	PHY Disable
GPIO 40	O	DRVDEn0	GPIO 75	O	GD_10MS
GPIO 41	I/O	Unused	GPIO 76	O	GD_30MS
GPIO 42	O	SIO_PME#	GPIO 85	I/O	Unused
GPIO 43	I	HM_INIT#	GPIO 86	I/O	Unused

Flash ROM

GPIO Pin	Type	Function
GPI 0	I	Pull down through 1K ohms (unused)
GPI 1	I	Pull down through 1K ohms (unused)
GPI 2	I	Pull down through 1K ohms (unused)
GPI 3	I	Pull down through 1K ohms (unused)
GPI 4	I	Pull down through 1K ohms (unused)

DDR DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 2	1010010B	MCLK_A0/MCLK_A0# MCLK_A1/MCLK_A1# MCLK_A2/MCLK_A2#
DIMM 1	1010001B	MCLK_B0/MCLK_B0# MCLK_B1/MCLK_B1# MCLK_B2/MCLK_B2#

PCI RESET DEVICE

Signals	Target
PCIRST#1	Northbridge
PCIRST#0	FWH, Super I/O,AGP slot
PCIRST#2	PCI slot 1-3, PCI Riser
HDDRST#	Primary, Scondary IDE

BIOS Protect Config.	
BIOS Un_Protected	1
BIOS Protected	0



MICRO-STAR INT'L CO., LTD.

H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang

Title	General Purpose Spec		
Size	Document Number	VISE (MS-6715)	
Date:	Monday, October 21, 2002	Sheet	29 of 30