

MS-6714

Version 300

INTEL (R) Brookdale-G/GL/GE/GV Chipset

Willamette/Northwood 478pin mPGA-B Processor Schematics

CPU: Willamette/Northwood mPGA-478B Processor

System Brookdale-G / GE / PE Chipset:

INTEL GMCH + ICH4

On Board Chipset:

BIOS -- FWH

LPC Super I/O -- W83627HF-AW

Clock Generator -- CY28349

AC'97 Codec -- RealTek AC650

Onboard Lan Chipset-- RealTek RTL8101L

Expansion Slots:

AGP2.0 SLOT * 1

PCI2.2 SLOT * 3


Platform: Micro ATX

MODEL Config.	ORCAD Config.	Function	Option	ERP Number
MS6714GE STD	cfg6714GE-STD	GE STD	STD	601-6714-010
MS6714GE Option:L	cfg6714GE-LAN	GE STD+LAN	L	601-6714-020
MS6714GV STD	cfg6714GV-STD	GV STD	GV	601-6714-030
MS6714GV Option:L	cfg6714GV-LAN	GV STD+LAN	GVL	601-6714-040
MS6714G STD	cfg6714G-STD	G STD	GB	601-6714-07S
MS6714G Option:L	cfg6714G-LAN	G STD+LAN	GBL	601-6714-08S
MS6714GL STD	cfg6714GL-STD	GL STD	GL	601-6714-05S
MS6714GL Option:L	cfg6714GL-LAN	GL STD+LAN	GLL	601-6714-06S


Cover Sheet	1
Block Diagram	2
Clock CY28349 & ATA100 IDE Connector	3
mPGA478-B INTEL CPU Sockets	4 - 5
INTEL Brookdale-G GMCH -- North Bridge	6 - 8
INTEL ICH4 -- South Bridge	9 - 10
LPC I/O W83627HF-AW	11
FWH	12
DDR DIMMM1,2	13
DDR Damping & DDR Termination	14
AGP 4X SLOT (1.5V)	15
PCI SLOT 1 & 2 & 3	16
IO Connector	17
AC'97 Codec and Audio Connector	18
USB Connector	19
ACPI Controller (MS-5)	20
L6719B CPU Power (PWM)-VRM9.0	21
Realtek RTL8101L LAN	22
VGA Connector	23
Front Panel & Connectors & FAN	24
Jumper Setting & Manual Parts	25
GPIO Definition	27-28
Power Delivery Map	29

		MICRO-STAR	
Title COVER SHEET			
Size	Document Number MS-6714		Rev 300
Date: Monday, January 06, 2003		Sheet 1	of 27

Block Diagram



MSI MICRO-STAR INT'L CO.,LTD.		
File Block Diagram		
Size	Document Number	Rev
	MS-6714	300
Date	Monday, January 06, 2003	Sheet 2 of 27



Shut Source Termination Resistors

Trace less 0.2"

49.9ohm for 50ohm M/B impedance

CLOCK STRAPPING RESISTORS

FS4 FS3 FS2 FS1 FS0 FSB (MHz)

1	1	1	0	1	100 MHz
1	1	1	1	1	133 MHz

SEL48 1 R270 X 10K VCC3V

DOT 48 R241 10K

0 Set Pin 27 48MHz

MUL0 R233 X 10K VCC3V

MUL1 R263 10K VCC3V


MUL	1:0
	0 0 4X
	0 1 5X
	1 0 6X
	1 1 7X

SMBCLK ISO R252 2.7K

SMBDATA ISO R253 2.7K

VCC3

Pull-Down Capacitors



SECONDARY IDE BLOCK

The diagram illustrates the Secondary IDE Block, specifically the IDE2 YJ220-CW-1 component. It shows the following connections:


- HD_RST#**: Connected to pin 1 (R189, 33Ω).
- SDD0-SDD15**: Data bus lines connected to pins 2-18.
- SDD[8..15]**: Data bus lines connected to pins 9-16.
- DREQ**: Connected to pin 21.
- D_IOW#**: Connected to pin 22.
- D_IOR#**: Connected to pin 23.
- IORDY**: Connected to pin 24.
- DIACK#**: Connected to pin 25.
- IRQ15**: Connected to pin 26.
- SD_A1**: Connected to pin 27.
- SD_A0**: Connected to pin 28.
- CS#**: Connected to pin 29.
- SD_LED**: Connected to pin 30.
- VCC5**: Connected to pins 31, 32, 33, 34, 35, 36, 37, 38, 39, 40.
- VCC3**: Connected to pins 41, 42, 43, 44, 45, 46, 47, 48, 49, 50.
- Resistors**: R99 (4.7K), C97 (X_220P), R132 (10K), R119 (15K).

- * Trace Width : 5mils
- * Trace Spacing : 7mils
- * Length(longest)-Length(shortest)<0.5"
- * Trace Length less than 5"




Title			
CLOCK GEN & ATA100 IDE			
Size	Document Number		Rev
	MS-6714		300
Date	Monday, January 06, 2003		Sheet 3 of 27


CPU SIGNAL BLOCK





CPU VOLTAGE BLOCK




CPU DECOUPLING CAPACITORS



MICRO-STAR			
Title	MSI	INTEL mPGA478-B CPU2	
Size	Document Number	MS-6714	
Date	Monday, January 05, 2003	Sheet	5 of 27




Place Cap. as Close as possible to
GMCH , Trace width 12 mils & 10mils space
Keep the voltage divider within 3" of the
GMCH pin.




Place 0.01uF Cap. as Close as possible to GMCH< 0.25"


Trace width 12 mils & 10mils space




ICH4 PCI / HUB LINK / CPU / LAN / INTERRUPT SIGNALS




ICH4 PULL-UP/DOWN RESISTORS




ICH4 REFERENCE VOLTAGE



Place Cap. as Close as possible to ICH4 < 0.25"
Trace width use 12 mils and 10mils space




ICH4 DECOUPLING CAPACITORS Place one 0.1u close to ICH4 <100 mil




		MICRO-STAR	
Title ICH4 PCI/H/LAN			
Size	Document Number	MS-6714	Rev 300
Date: Monday, January 05, 2003	Sheet	9	of 27


LPC SUPER I/O W83627HF




THERMAL RESISTOR BLOCK




NOTE: LOCATE CLOSE STATUS PANEL




Intel Front IR Header




Chassis Intrusion Header




SPEAKER BLOCK




SMBus Isolation



LPC I/O DECOUPLING CAPACITORS




SUPER I/O STRAPPING RESISTOR




MSI			
Title			
LPC SUPER I/O			
Size	Document Number	Rev	
	MS-6714	300	
Date	Monday, January 05, 2003	Sheet	11 of 27


Firmware Hub (FWH)




FWH RESISTORS



PCB Mounting Holes




FWH DECOUPLING CAPACITORS




Place Cap. as Close to FWH< 350 mil


FWH write protect



FWH INIT Signal Voltage Translation Block




PCB Fiducials



SIMULATION TRACE





CNR RISER



- * LAN Trace width : 5 mils
- * AC'97 Trace Spacing : 10 mils
- * Maximum trace length < 9.5"
- * Equal to or up to 500 mils shorter than the ELAN_CLK trace

		MICRO-STAR	
Title			
FWH			
Size	Document Number		Rev
	MS-6714		300
Date:	Monday, January 05, 2003	Sheet	12 of 27



SYSTEM MEMORY






Keep the voltage divider within 1" of DIMM1.
Trace width 12 mil with 12 mil space.
Place 104p Cap. near the DIMM

MICRO-STAR			
Title DDR DIMM1 & 2			
Size	Document Number	Rev	
	MS-6714	300	
Date:	Monday, January 06, 2003	Sheet	13 of 27


DDR TERMINATORS




TERMINATION DECOUPLING



VCC5 = 60mils trace / 15 mils space




PCI SLOT 1 (PCI VER: 2.2 COMPLY)




IDSEL = AD25
MASTER = PREQ0
INTF#

PCI SLOT 2 (PCI VER: 2.2 COMPLY)



IDSEL = AD26
MASTER = PREQ1
INTG#


PCI SLOT 3 (PCI VER: 2.2 COMPLY)




IDSEL = AD27
MASTER = PREQ2
INTD#

IDSEL = AD29
SLAVE = PREQ4
INTB#

PCI PULL-UP / DOWN RESISTORS



PCI SLOT DECOUPLING CAPACITORS



MSI		
Title		
PCI SLOT 1,2,3		
Size	Document Number	Rev
	MS-6714	300
Date:	Monday, January 05, 2003	Sheet 16 of 27

[illegible]

SERIAL PORT 2

The schematic diagram illustrates the SERIAL PORT 2 circuit. The main component is the U9 integrated circuit (M_75232-1), which is connected to a COM2 HEADER. The U9 is powered by VCC5 and +12V/C, with decoupling capacitors C101 and C98. It has multiple signal lines for RXDB, RIB, CTSB, DSRB, DTRB, RTSB, SOUTB, DCDB, SINEB, RIB#, CTSB#, and DSRB#. The COM2 HEADER is connected to a JCOM2 connector (M_D2x5-15-WH) which interfaces with a CN11 connector (M_220p) and a CN12 connector (M_220p). A small detail shows a filter network with components FB7, X_80_0805, and CP3 connected to a copper pad.

PARALLEL PORT

[illegible]

FLOPPY CONNECTOR

FDD1

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

DRVDEN0 11

INDEX# 11

MOT_A# 11

DRV_B# 11

DRV_A# 11

MOT_B# 11

DIR# 11

STEP# 11

WT_DT# 11

WT_EN# 11

TRACK0# 11

FDD_WP# 11


RDATA# 11

HEAD# 11


DSKCHG# 11

DSKCHG# 11


D2x17-1:31-BK




POWER CIRCUIT FOR USB PORT 0,1




REAR PANEL USB CONNECTOR FOR USB PORT 0,1




POWER CIRCUIT FOR USB PORT 2,3




REAR PANEL USB CONNECTOR FOR USB PORT 2,3




POWER CIRCUIT FOR USB PORT 4,5



FRONT PANEL USB CONNECTOR FOR USB PORT 4,5




Intel Front USB Header




- * USB Trace width : 7.5 mils
- * USB Trace Spacing : 20 mils
- * Differential USB Signlas Trace, Spacing : 7.5 mils
- * USB Power Trace must be 50mils width

		MICRO-STAR	
Title: USB CONNECTORS			
Size:	Document Number:	Rev: 300	
Date: Monday, January 06, 2003		Sheet 19 of 27	




VID4	VID3	VID2	VID1	VID0	VDC(V)
1	1	1	1	0	1.100
1	1	1	0	1	1.125
1	1	1	0	0	1.150
1	1	0	1	1	1.175
1	1	0	1	0	1.200
1	1	0	0	1	1.225
1	1	0	0	0	1.250
1	0	1	1	1	1.275
1	0	1	1	0	1.300
1	0	1	0	1	1.325
1	0	1	0	0	1.350
1	0	0	1	1	1.375
1	0	0	1	0	1.400
1	0	0	0	1	1.425
1	0	0	0	0	1.450
0	1	1	1	1	1.475


VID4	VID3	VID2	VID1	VID0	VDC(V)
0	1	1	1	0	1.500
0	1	1	0	1	1.525
0	1	1	0	0	1.550
0	1	0	1	1	1.575
0	1	0	1	0	1.600
0	1	0	0	1	1.625
0	1	0	0	0	1.650
0	0	1	1	1	1.675
0	0	1	1	0	1.700
0	0	1	0	1	1.725
0	0	1	0	0	1.750
0	0	0	1	1	1.775
0	0	0	1	0	1.800
0	0	0	0	1	1.825
0	0	0	0	0	1.850
1	1	1	1	1	OFF





ATX12V POWER CONNECTOR








VID PULL-UP RESISTORS





Video Connector



MICRO-STAR			
Title			
VGA CONNECTOR			
Size	Document Number	MS-6714	Rev 300
Date:	Monday, January 06, 2003	Sheet	23 of 27

ATX CONNECTOR

The diagram illustrates the ATX connector pinout and its electrical connections. The central ATX connector has pins numbered 1 through 20. The connections are as follows:

- Pin 1:** 3.3V (VCC3)
- Pin 2:** 3.3V (VCC3)
- Pin 3:** GND
- Pin 4:** 5V (VCC5)
- Pin 5:** GND
- Pin 6:** 5V (VCC5)
- Pin 7:** GND
- Pin 8:** -5V (PWR_OK)
- Pin 9:** 5V (VCC5_SB)
- Pin 10:** 12V (+12V)
- Pin 11:** 3.3V (VCC3)
- Pin 12:** -12V
- Pin 13:** GND
- Pin 14:** PS_ON#
- Pin 15:** GND
- Pin 16:** GND
- Pin 17:** GND
- Pin 18:** -5V (PWR_OK)
- Pin 19:** 5V (VCC5_SB)
- Pin 20:** 5V (VCC5_SB)

Additional components and signals shown in the diagram include:

- Capacitors:** CB35 (104P), CB34 (104P), CB33 (33P), CB184 (104P), CB29 (33P), CB51 (104P), CB54 (33P), CB56 (104P), CB48 (104P), CB65 (33P), CB58 (104P), C66 (102P), CB64 (104P), CB63 (104P), CB66 (33P).
- Resistors:** R89 (1K), R87 (4.7K).
- Signals:** VCC3, VCC5, VCC5_SB, +12V, PWR_OK, PS_ON#.
- Notes:** "11,20 PS_ON#>>>" and "20" are present.

The image displays three schematic diagrams for regulators output decoupling capacitors:

- MEM_STR:** Shows a signal line MEM_STR connected to a network of capacitors. It includes a 104P capacitor (CB107) connected to VCC3, and two 104P capacitors (CB144) connected to ground. A red note "For EMI use" is present.
- VCC5:** Shows a power plane VCC5 connected to a network of capacitors. It includes three 104P capacitors (CB160, CB190, CB109) connected to ground. A red note "For EMI use" is present.
- VCC3:** Shows a power plane VCC3 connected to a network of capacitors. It includes three 104P capacitors (CB213, CB211, CB5) connected to ground. A red note "For EMI use" is present.

Intel Front Panel

IDE LED

CPU FAN

11 CPU_CTRL

11 CPU_FAN

11 CPU_FAN1 D1G-WH-SN

SYSTEM FAN

11 SYS_CTRL

R355
X_4.7K

R369
X_1K

R35
X_510

GND

+12V

Q36
X_SI2303DS

Q39
X_2N7002S

D21
1N4148

R353
4.7K

R347
10K

R348
4.7K

CT31
X_10u


SFAN

3
2
1

SYSFANL
DLG-WH-SN

11 SYS_FAN



		MICRO-STAR	
Title Front Panel & ATX Connector & FAN			
Size	Document Number	MS-6714	Rev 300
Date:	Monday, January 06, 2003	Sheet 24 of 27	



Jumper Setting & Connector Setting



STD	U10_A B01-845GE15-I06 845GE B1 U17_A B01-801DB55-I06 ICH4 B0 LAN_USB1_A USB X 2 - 8pin Q16_A IPD06N03L Q18_A IPD06N03L Q19_A IPD06N03L Q20_A IPD06N03L U10_A1 E31-0400741-K08 U19_A1 FLASH 4M R1_A 24K 1% R3_A 470KST R19_A 2.74K 1% R21_A 2.74K 1% LABEL1_A G51-LA00830 845GE
LAN	LAN_USB1_B USB X2 4RJ45
GV	U10_B B01-845GV05-I06 845GV A1 U17_B B01-801DB15-I06 ICH4 A1 U19_B1 FLASH 2M LABEL1_B G51-LA00828 845GV
G	U10_C B01-0845G05-I06 845G B1 U17_C B01-801DB55-I06 ICH4 B0 LABEL1_C G51-LA00829 845G(B)
GL	U10_D B01-845GL15-I06 845GL B1 U17_D B01-801DB55-I06 ICH4 B0 Q16_B IPD09N03LA Q18_B IPD09N03LA Q19_B IPD09N03LA Q20_B IPD09N03LA U10_B1 E31-0400440-A02 R1_B 2.61K 1% R3_B 422KST R19_B 4.75K 1% R21_B 4.75K 1% LABEL1_D G51-LA00831 845GL



MICRO-STAR			
Title JUMPER SETTING & MANUAL PARTS			
Size	Document Number	MS-6714	Rev 300
Date	Monday, January 06, 2003		Sheet 25 of 27

Power Delivery Map

ATX P/S with 1A Sby current				
5VSB	5V	3.3V	12V	-12V
+/-5%	+/-5%	+/-5%	+/-5%	+/-10%

Processor	
VCCVID	1.2V / 30mA
V _{CORE} /V _{tt}	1.15V-1.75V 60A

NB GMCH	
V _{cc} CORE	1.5V / 2.46A
V _{cc} AGP	1.5V / 370mA
V _{cc} HI	1.5V / 90mA
V _{tt} FSB	1.15V-1.75V 2.4A
V _{cc} SM	2.5V / 2.8A
V _{cc} GPIO	3.3V / 30mA
V _{cca} _DAC	1.5V / 65mA

Memory	
V _{dd} /V _{ddq}	2.5V / 5.92A
V _{tt}	1.25V / 2.1A

ICH4	
V _{cc} CORE	1.5V / 970mA
V _{cc} HI	1.5V / 90mA
V _{cc} sus1_5	1.5V / 85mA
V_CPU_IO	1.15V-1.75V 45mA
V _{cc} 3_3	3.3V / 610mA
V _{cc} sus3_3	3.3V / 70mA

CK-408	
V _{cc}	3.3V / 280mA
LPC Super I/O	V _{dd} 3.3V / 25mA

FWH	
V _{dd}	3.3V / 67mA

USB	
V _{dd}	5V / 2.0A

CNR Connector	
5V	1.0A
3.3V	1.0A
12V	0.5A
3.3Vaux	1.0A
-12V	0.1A
5VDual	0.5A

PCI Slot (per slot)	
5V	5.0A
3.3V	7.6A
12V	0.5A
3.3Vaux	0.375A
-12V	0.1A

AGP Slot	
5V	2.0A
3.3V	6.0A
12V	1.0A
3.3Vaux	0.375A
1.5V	2.0A


MICRO-STAR

Title: Power Delivery Map

Size: Document Number: MS-6714 Rev: 300

Date: Monday, January 06, 2003 Sheet: 26 of 27

General SPEC

ICH4

GPIO Pin	Type	Function
GPIO 0	I	REQ#A (multifunction pin)
GPIO 1	I	REQ#B (multifunction pin)
GPIO 2	I	Pull up through 8.2K ohms (PIRQE#)
GPIO 3	I	Pull up through 8.2K ohms (PIRQF#)
GPIO 4	I	Pull up through 8.2K ohms (PIRQG#)
GPIO 5	I	Pull up through 8.2K ohms (PIRQH#)
GPIO 6	I	Pull down through 10K ohms (unused)
GPIO 7	I	Pull down through 10K ohms (unused)
GPIO 8	I	Pull Up to 3.3VSBY through 4.7K ohms (SIO_PME)
GPIO 9	I	Not Implemented
GPIO 10	I	Not Implemented
GPIO 11	I	SMB_ALERT (multifuntn pin)
GPIO 12	I	EXTSMI# with Pull up 10K ohms to VCC3_SB
GPIO 13	I	Pull down through 10K ohms (unused)
GPIO 14~15	I	Not Implemented
GPIO 16	O	GNT#A (multifunction pin)
GPIO 17	O	GNT#B (multifunction pin)
GPIO 18*	O	No Connected
GPIO 19	O	No Connected
GPIO 20	O	No Connected
GPIO 21	O	No Connected
GPIO 22	OD	No Connected
GPIO 23	O	Pull Up to 3.3V through 8.2K ohms (BIOS protect)
GPIO 24	I/O	No Connected
GPIO 25	I/O	No Connected
GPIO 26	I/O	Not Implemented
GPIO 27	I/O	No Connected
GPIO 28	I/O	No Connected
GPIO 29~31	O	Not Implemented
GPIO 32	I/O	No Connected
GPIO 33	I/O	No Connected
GPIO 34	I/O	Primary IDE ATA66/100 detection (PD_DET)
GPIO 35	I/O	Secondary IDE ATA66/100 detection (SD_DET)
GPIO 36	I/O	No Connected
GPIO 37	I/O	No Connected
GPIO 38	I/O	No Connected
GPIO 39	I/O	No Connected
GPIO 40	I/O	No Connected
GPIO 41	I/O	No Connected
GPIO 42	I/O	No Connected
GPIO 43	I/O	No Connected
GPIO 44~47	I/O	Not Implemented

* GPIO18 will toggle at 1Hz frequency.

FWH

GPIO Pin	Type	Function
GPI 0	I	Pull down through 8.2K ohms (unused)
GPI 1	I	Pull down through 8.2K ohms (unused)
GPI 2	I	P1 customer defined
GPI 3	I	P1 customer defined
GPI 4	I	Pull down through 8.2K ohms (unused)

PCI Config.

DEVICE	ICH INT Pin	IDSEL	CLOCK	CLK GEN PIN OUT
PCI Slot 1	INTA# INTB# INTC# INTD#	AD16	PCICLK0	10 (PCI3/FS4)
PCI Slot 2	INTB# INTC# INTD# INTA#	AD17	PCICLK1	11 (PCI4)
PCI Slot 3	INTC# INTD# INTA# INTB#	AD18	PCICLK2	12 (PCI5)
PCI LAN	INTG# INTF#	AD29	LAN_PCLK	17 (PCI9)

* ICH4 reserved PCI address line AD22 for the PCI-to-ISA Bridge's IDSEL input.

DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	1010000B	DCLK0/DCLK 0# DCLK1/DCLK 1# DCLK2/DCLK 2#
DIMM 2	1010001B	DCLK3/DCLK 3# DCLK4/DCLK 4# DCLK5/DCLK 5#