

MS-6710

Version 10B
07/10/2003 Update

INTEL (R) Brookdale-G Chipset
Willamette/Northwood 478pin mPGA-B Processor Schematics

CPU:
Willamette/Northwood mPGA-478B Processor

System Brookdale-GE Chipset:

INTEL MCH (North Bridge) +
INTEL ICH4 (South Bridge)

On Board Chipset:

BIOS -- FWH
LPC Super I/O -- W83627HF
Clock Generator -- CY283490C
PCI SOUND -- C-MEDIA CMI8738MX
PCI 1394 -- VIA 6386
PCI LAN -- RealTek 8100BL


Expansion Slots:

AGP2.0 SLOT * 1
PCI2.2 SLOT * 1

ERP BOM	Function Description	
501/601-6710-030	Opt :IL	W/1394, W/LAN
501/601-6710-060	Opt :I	W/1394, Wo/LAN
501/601-6710-040	Opt :L	Wo/1394, W/LAN
501/601-6710-050	Opt :LV	GV/Wo/1394, W/LAN


Cover Sheet	1
Block Diagram	2
Power Delivery Map	3
GPIO Spec.	4
Clock CY28349 & ATA100 IDE CONNECTORS	5
mPGA478-B INTEL CPU Sockets	6 - 7
INTEL Brookdale-G MCH -- North Bridge	8 - 10
INTEL ICH4 -- South Bridge	11-12
LPC I/O W83627HF	13
DDR DIMMM1,2	14
DDR Termination	15
AGP Slot	16
VGA Connector	17
PCI Slot & FAN	18
PCI LAN	19
FWH	20
USB & FAN Connectors	21
PCI Audio - CMI8738 & Front Audio / 6 Channel / Game port	22-23
KB/MS/COM/LPT/FDD IO Connectors & AP logic	24
ACPI Controller	25
L6719B CPU Power (PWM)-VRM9.0	26
Front Panel & ATX Connector	27
VT6306 1394 Chip	28
Manual Part & Jumper Setting	29
History I	30

Block Diagram



Micro-Star	Title	MS-6710	Rev	10B
	Document Number	Block Diagram		
Last Revision Date:		Thursday, July 10, 2003		
Sheet		2	of	30

Power Delivery Map



POWER CONSUMPTION

	VCCP	VCC_AGP	VCC1_8	VCC3 DIMM	VCC3	VCC5	VCC5_SB	+12V	-12V
CPU	69.0A	0	0	0	0	0	0	NOTE4	0
MCH	2.4A	NOTE1	0.2A	2.0A	0	0	0	0	0
ICH4	0	0	NOTE3	0	NOTE3	0	NOTE3	0	0
CY283490C	0	0	0	0	0	0	0	0	0
FWH -SST	0	0	0	0	0	0	0	0	0
W83627HF	0	0	0	0	0	0	0	0	0
DIMM	0	0	0	NOTE2	0	0	NOTE2	0	0
PCI	0	0	0	0	0	0	0	0	0
USB	0	0	0	0	0	0	0	0	0
AGP	0	8.0A	0	0	6.0A	2.0A	?	1.0A	0

NOTE1 --- MCH
VCC_AGP = VCC1_5 (1.5A) + VCC_AGP (0.37A)

NOTE2 --- DIMM
S0 STATE --- 2.0A * 2 = 4.0A ---> V_DIMM
S1/S3 STATE --- 200mA * 2 = 400mA ---> V_DIMM
V_DIMM --->400mA*2.5V/3.3V=303mA ---> VCC3_SB

Power	S0	S1	S3/S4/S5
1.8V	132mA	99mA	N/A
VCC_AGP	550mA	266mA	N/A
VCC1_5SB	82mA	52mA	25mA
VCC3(I/O)	528mA	0.76mA	N/A
VCC3_SB	167mA	1mA	0.8mA / N/A

VCC3_SB =
VCC1_8SB =
VCC5_SB = VCC3_SB + VCC1_8SB

General Purpose I/O Spec.

ICH4		
GPIO Pin	Type	Function
GPIO 0	I	REQ#A
GPIO 1	I	REQ#5
GPIO 2	I	IRQE#
GPIO 3	I	IRQF#
GPIO 4	I	IRQG#
GPIO 5	I	IRQH#
GPIO 6~7	I	Not Implemented
GPIO 8	I	SIO_PME#
GPIO 9~10	I	Not Implemented
GPIO 11	I	External SMI
GPIO 12~13	I	Not Implemented
GPIO 14~15	I	Not Implemented
GPIO 16	O	Non Connect
GPIO 17	O	GNT#5
GPIO 18~21	O	Non Connect
GPIO 22	O/D	Non Connect
GPIO 23	O	BIOS Protect
GPIO 24~27	I/O	Non Connect
GPIO 28	I/O	LAN DISABLED(ICH4)
GPIO 29~47	I/O	Non Connect


FWH

GPIO Pin	Type	Function
GPI 0	I	ATA IDE 1 Detect
GPI 1	I	ATA IDE 2 Detect
GPI 2	I	Reserved
GPI 3	I	Reserved

DEVICE	ICH INT Pin	IDSEL	CLOCK
PCI Slot 1	INTA# INTB# INTC# INTD#	AD16	PCICLK0
PCI Slot 2	INTB# INTC# INTD# INTA#	AD17	PCICLK1
PCI LAN	INTC#	AD26	LANPCLK
PCI AUDIO	INTF#	AD25	AUDPCLK
PCI 1394	INTH#	AD23	1394PCLK

CLOCK GENERATOR BLOCK

*Trace < 0.5"




Shut Source Termination Resistors




Trace less 0.2"

49.9ohm for 50ohm M/B impedance

CLOCK STRAPPING RESISTORS




Pull-Down Capacitors




$I_{oh} = 6 \cdot I_{ref}$
 $V_{oh} = 0.71V$

used only for EMI issue
 Trace less 0.2"

PRIMARY IDE BLOCK



SECONDARY IDE BLOCK




ATA100 IDE CONNECTORS


* Trace Width : 5mils
 * Trace Spacing : 7mils
 * Length(longest)-Length(shortest)<0.5"
 * Trace Length less than 5"

Micro-Star	Title MS-6710	Rev 10B
Document Number	Clock & ATA100 IDE	
Last Revision Date: Thursday, July 10, 2003	Sheet 5	of 30

CPU SIGNAL BLOCK



CPU GTL REFERENCE VOLTAGE BLOCK




Every pin put one 220pF cap near it.
Trace Width 7mils, Space 10mils.
Keep the voltage divider within 1.5" of the GETREF pin.

CPU STRAPPING RESISTORS




ALL COMPONENTS CLOSE TO CPU




Micro-Star	Title	MS-6710	Rev	10B
Document Number	mPGA478-B INTEL CPU SOCKET Part1			
Last Revision Date:	Thursday, July 10, 2003	Sheet	6	of 30


CPU VOLTAGE BLOCK



CPU DECOUPLING CAPACITORS





Within CPU Cavity Solder Side





Micro-Star	Title	MS-6710	Rev	10B
	Document Number	mPGA478-B INTEL CPU SOCKET Part2	Sheet	7 of 30
Last Revision Date:		Thursday, July 10, 2003		

* Length must be matched within +/-0.1" of the Strobe Signals




Micro-Star	Title MS-6710	Rev 10B
Document Number	Brookdale-G (HOST_HI_VGA)	
Last Revision Date: Thursday, July 10, 2003	Sheet 8	of 30






GMCH DECOUPLING CAPACITOR






Place decoupling cap
close to GMCH AGP
Interface < 0.1"





Place decoupling cap
close to GMCH
Hub-Link Interface<
0.1"




Place decoupling cap
close to GMCH DAC
Interface< 0.1"



Place decoupling cap
close to GMCH Memory
Interface < 0.1", with
18 mil trach width










Place Bulk cap for Core Logic,
AGP & Hub Link Interface





Micro-Star	Title MS-6710	Rev 10B
Document Number	Broodale-G(VSS)	
Last Revision Date: Thursday, July 10, 2003	Sheet	10 of 30

ICH4 PCI / HUB LINK / CPU / LAN / INTERRUPT SIGNALS







LPC SUPER I/O W83627HF




THERMAL RESISTOR BLOCK




NOTE: LOCATE CLOSE STATUS PANEL



SPEAKER BLOCK




SYSTEM MEMORY



Keep the voltage divider within 1" of DIMM1.
Trace width 12 mil with 12 mil space.
Place 104p Cap. near the DIMM

Place high freq bypass cap between the DIMMS.






Place 104p Cap. near the DIMM

Micro-Star	Title	Rev
	MS-6710	10B
Document Number	DDR DIMM1 & 2	
Last Revision Date:	Thursday, July 10, 2003	
Sheet	14	of 30


DDR Decoupling Caps

DDR TERMINATORS



Total 110 signal, need 55 pcs decoupling.

Place for VTT_DDR island



Micro-Star	Title MS-6710	Rev 10B
Document Number DDR Terminator Resistor		
Last Revision Date: Thursday, July 10, 2003	Sheet 15 of 30	

VCC5 = 60mils trace / 15 mils space



VCC_AGP

R197
1K 1%

AGPREF: 10uA

AGPREF

R198
1K 1%


NEAR AGP SLO

LESS 100MILS STUB TRACE LENGTH FOR 2/4X
LESS 500MIL FOR 1X MUST BE FOLLOWING.

Place these resistors between AGP slot & GMCH


<i>Micro-Star</i>	Title	<i>MS-6710</i>	Rev	<i>10B</i>
Document Number		AGP Slot		
Last Revision Date: Thursday, July 10, 2003		Sheet	16	of 30

Video Connector



Micro-Star	Title	MS-6710	Rev	10B
Document Number	VGA Connector			
Last Revision Date: Thursday, July 10, 2003	Sheet 17 of 30			

PCI SLOT 1 (PCI VER: 2.2 COMPLY)




```


IDSEL = AD16
MASTER = PREQ0
INTA#

```


CPU FAN




SYSTEM FAN




PCI PULL-UP / DOWN RESISTORS




PCI SLOT DECOUPLING CAPACITORS



Micro-Star	Title	MS-6710	Rev	10B
Document Number		PCI Slot 1 & FAN		
Last Revision Date: Thursday, July 10, 2003		Sheet	18	of 30




PLACE THESE COMPONENTS NEAR REALTEK 8100BL




Micro-Star	Title	MS-6710	Rev	10B
Document Number	PCI LAN-RTL8100BL			
Last Revision Date:	Thursday, July 10, 2003			
Sheet	19	of	30	


Firware Hub (FWH)




FWH RESISTORS



PCB Mounting Holes




FWH DECOUPLING CAPACITORS




Place Cap. as Close to
FWH< 350 mil

FWH write protect



JBIOS BIOS Update	
1-2	Locked
2-3	Unlocked *


FWH INIT Signal Voltage Translation Block




SIMULATION TRACE



Serial port protection diode



Perallal port protection diode




Micro-Star	Title MS-6710	Rev 10B
Document Number FWH & protection diode		
Last Revision Date: Thursday, July 10, 2003		Sheet 20 of 30

REAR PANEL USB CONNECTOR FOR USB PORT 4,5

PER


NEAR USB CONNECTOR



FRONT PANEL USB CONNECTOR FOR USB PORT 0,1

12 USBP1- SBD1-
12 USBP1+ SBD1+

12 USBP0- SBD0-
12 USBP0+ SBD0+




<i>Micro-Star</i>	Title <i>MS-6710</i>	Rev <i>10B</i>
Document Number USB Connectors		
Last Revision Date: Thursday, July 10, 2003		Sheet 21 of 30

C-MEDIA CMI8738MX PCI AUDIO


AD[31..0] AD[31..0] 11,18,19,28
C_BE#[3..0] C_BE#[3..0] 11,18,19,28

PREQ#4 R260 2.7K VCC5
EECS R261 4.7K +5VR


Internal ID Selection







From M/B South Bridge GPIO
CONTROL ENABLE
* MBCSZ : AUDIO CHIP SELECT
HI : DISABLE
LOW : ENABLE



JP1 HW AUDIO	
1-2	DISABLE
2-3	ENABLE *






C168 near U19
pin81, 88




Micro-Star	Title MS-6710	Rev 10B
Document Number CMI8738 PCI AUDIO		
Last Revision Date: Thursday, July 10, 2003		
Sheet 22 of 30		


SERIAL PORT 1




PARALLAL PORT




PS2 KEYBOARD & MOUSE CONNECTOR



Wake On LAN Header



PCB Fiducials



Micro-Star	Title	MS-6710	Rev	10B
Document Number				
IO Connector & AP Voltage switch				
Last Revision Date: Thursday, July 10, 2003		Sheet	24	of 30


AGP4X & GMCH 1.8V POWER TRANSLATOR

Power	S0	S3	S5
VCC3_SB	Main	Standby	Standby
VCC5_STR	Main	Standby	Standby
MEM_STR	Main	Standby	0V

SEL0	5VUSB
H	2 MOSFET
L	1 MOSFET

**S50# pin function(Hi level = 5V)
same as 5VUSB(Hi level = 12V)
5VUSB USE 2 MOSFET

AGP 4X 2.5V POWER TRANSLATOR



**INPUT 2 AND 3 MUST BE HI LEVEL WHEN USE
OUTPUT 1 AND 2 FOR GPIO FUNCTION

Near
302D

DDR VTT Power

1.25V/2.1A

SEL1	VRAM	VRAM_2.5
H	3.3VDUAL	2.5V
TRI-STATE	3.3VSB	2.5V
L	3.3VSTR	1.25V

FOR 3VSB OR 3VSTR
SETTING BY SEL1

FOR 3VDUAL
SETTING BY
SEL1

Wide Trace

** SETTING 3VSTR THEN VRAM_2.5
BECOME TO 1.25 VREF

5V DUAL Power

Low RDS ON MOSFET

VCC_VID / VID_GOOD

Place MOSFET near CPU


THIS PIN IS OPEN DRAIN OUTPUT

DDR 2.5V Power


2.5V/2.8A+5.92A

1.5V STANDBY POWER TRANSLATOR



(40mils trace / 20 mils space)



Micro-Star	Title	Rev
	MS-6710	10B
Document Number	ACPI Controller	
Last Revision Date:	Thursday, July 10, 2003	
Sheet	25	of 30



ATX12V POWER CONNECTOR




VID4	VID3	VID2	VID1	VID0	VDC(V)
1	1	1	1	0	1.100
1	1	1	0	1	1.125
1	1	1	0	0	1.150
1	1	0	1	1	1.175
1	1	0	1	0	1.200
1	1	0	0	1	1.225
1	1	0	0	0	1.250
1	0	1	1	1	1.275
1	0	1	1	0	1.300
1	0	1	0	1	1.325
1	0	1	0	0	1.350
1	0	0	1	1	1.375

VID4	VID3	VID2	VID1	VID0	VDC(V)
1	0	0	1	0	1.400
1	0	0	0	1	1.425
1	0	0	0	0	1.450
0	1	1	1	1	1.475
0	1	1	1	0	1.500
0	1	1	0	1	1.525
0	1	1	0	0	1.550
0	1	0	1	1	1.575
0	1	0	1	0	1.600
0	1	0	0	1	1.625
0	1	0	0	0	1.650
0	0	1	1	1	1.675


VID4	VID3	VID2	VID1	VID0	VDC(V)
0	0	1	1	0	1.700
0	0	1	0	1	1.725
0	0	1	0	0	1.750
0	0	0	1	1	1.775
0	0	0	1	0	1.800
0	0	0	0	1	1.825
0	0	0	0	0	1.850
1	1	1	1	1	OFF

Micro-Star	Title	MS-6710	Rev	10B
	Document Number	VRM 9.0		
Last Revision Date:		Thursday, July 10, 2003	Sheet	26 of 30

FRONT PANEL




ATX CONNECTOR




HDD LED




REGULATORS OUTPUT DECOUPLING CAPACITORS



SPEAKER




Micro-Star	Title MS-6710	Rev 10B
Document Number	Front Panel & Connector	
Last Revision Date: Thursday, July 10, 2003	Sheet	27 of 30



Micro-Star	Title	MS-6710	Rev	10B
	Document Number	1394		
Last Revision Date:		Thursday, July 10, 2003	Sheet	28 of 30

Jumper Setting & Connector Setting

JBAT1 Clear CMOS		
1 - 2	Normal	*
2 - 3	Clear CMOS	



Connector	Description
U2	INTEL mPGA478-B CPU
IDE1	Primary
IDE2	Secondary
DIMM1	DDRAM DIMM1
DIMM2	DDRAM DIMM2
AGP1	AGP Slot
PCI1	PCI Slot1

COM1 Serial Port

LPT1 Parallel Port

JWR1 MODEM RING HEADER
KBMS1 PS/2 Keyboard and mouse
C_FAN1 CPU FAN HEADER
S_FAN1 System FAN HEADER

USB USB REAR CONNECTOR
JUSB1 USB INTERNAL HEADER

CONN1 ATX Power
JFP1 Front Panel
JPW1 ATX12V Power

Micro-Star	Title	MS-6710		Rev
				10B
Document Number				
JUMPER SETTING				
Last Revision Date: Thursday, July 10, 2003		Sheet	29	of 30

Revision History (Changes from Rev 0A)

Sheet	Description
11	Remove R101,R102,R104,R105,R119,R120 and direct short.
12	Add R441,R442 for VBAT leakage reserve. Remove R128 and direct connect CPU_GD signal. Remove R158 for LG request. Change R152 value from 20K to 12K.
13	Remove IR1,CB98,JCI1,R165,R167 for LG request.
17	Add U23,U24,R400,R401 for HSYNC, VSYNC lecl shifters.
21	Change USB1A pin 5 from Gnd to USBVCC.
22	Remove R264 and direct short. Remove X4,C117,C118,L20,L17 reserve location.
24	Change AP1 from 3 pin to 2 pin for LG request. Remove wake on ring logic Q27,Q29,D12,C189,R327,R329,R331,JWR1 for LG request.
25	Remove R440,R335,R336,R334,CT12 reserve location and change Q32,Q34 package from to252 to to263. Remove R439 and direct short and add EC8 for reserve.
26	Remove R373,R374,R364 and direct short and change CB211,CB212 size form 1210 to 1206.
27	Remove U19,U20,Q48,Q57,D20,C223,C224,R380,R381,R382,R383,R436,R437,SEL1,SEL2,J6 for LG request. Change JFP1 form 2*9 to 2*4 and remove KBLOCK#,SUS_LED,PWR_LED,FP_RST# signal for LG request. Change R387 from 330 ohm to 100 ohm for LG request. Remove R384,R388,C227,Q50,R385,Q49,R386,R391,R393,R396,Q52,R394,Q51 for ICHRSMRST# signal. Change R390 value from 1K to 4.7K and change pull up from 3VSB to 5VSB. Add Q60,R444,R443,R445 and remove CB227 for Fan speed logic.
28	Remove RN66,RN67 and direct short.

Revision History (Changes from Rev 0B)

Sheet	Description
5	Remove CN2,CN3 for EMI use.
13	SI/O pin 111 direct connect R445 for LG request.
14	Change dimm1 & dimm2 and pin 181.
26	Change R366 from 1.78K to 3.4K and R368 from 174K to 365K for support FMB2.

Revision History (Changes from Rev 0C)

Sheet	Description
5	Add C261 near R16 for SEL48_2 signal for LG EMI request.
24	Stuff C186 for LG EMI request.
27	Direct connect USB signal.

Revision History (Changes from Rev 100)

Sheet	Description
23	Change SPDIF for LG request.

Revision History (Changes from Rev 10A)

Sheet	Description
13	Add C262 224p cap can reduce CPU_TEMP signal noise