

MS-6705

Version 200
1/06/2003 Update

INTEL (R) Brookdale-GE Chipset
Willamette/Northwood 478pin mPGA-B Processor Schematics

CPU:
Willamette/Northwood mPGA-478B Processor

System Brookdale-GE Chipset:

INTEL MCH (North Bridge) +
INTEL ICH4 (South Bridge)

On Board Chipset:

BIOS -- FWH
LPC Super I/O -- W83627HF
Clock Generator -- CY283490C
PCI SOUND -- C-MEDIA CMI8738MX
PCI 1394 -- VIA 6306

Expansion Slots:

AGP2.0 SLOT * 1
PCI2.2 SLOT * 4


ERP BOM	Function Description	
601-6705-010	MS-6705 100 845G Standard	LG SPEC. Without 1394.
601-6705-020	MS-6705 100 845G Opt : A	LG SPEC. With 1394.
601-6705-03S	MS-6705 10A 845GE Standard	LG SPEC. Without 1394.
601-6705-04S	MS-6705 10A 845GE Opt : A	LG SPEC. With 1394.

Cover Sheet	1
Block Diagram	2
Power Delivery Map	3
GPIO Spec.	4
Clock CY28349 & ATA100 IDE CONNECTORS	5
mPGA478-B INTEL CPU Sockets	6 - 7
INTEL Brookdale-GE MCH -- North Bridge	8 - 10
INTEL ICH4 -- South Bridge	11-12
LPC I/O W83627HF	13
DDR DIMMM1,2	14
DDR Termination	15
AGP Slot	16
VGA Connector	17
PCI Slot 1 & 2 & 3	18
PCI 4 Slot	19
FWH	20
USB & FAN Connectors	21
PCI Audio - CMI8738 & Front Audio / 6 Channel / Game port	22-23
KB/MS/COM/LPT/FDD IO Connectors	24
ACPI Controller	25
CPU Power VRM9.0 INTERSIL HIP6301 (3 Phase)	26
Front Panel & Connectors	27
VT6306 1394 Chip	28
Manual Part & Jumper Setting	29
History I	30

1



Power Delivery Map



POWER CONSUMPTION

	VCCP	VCC_AGP	VCC1_8	VCC3 DIMM	VCC3	VCC5	VCC5_SB	+12V	-12V
CPU	69.0A	0	0	0	0	0	0	NOTE4	0
MCH	2.4A	NOTE1	0.2A	2.0A	0	0	0	0	0
ICH4	0	0	NOTE3	0	NOTE3	0	NOTE3	0	0
CY283490C	0	0	0	0	0	0	0	0	0
FWH -SST	0	0	0	0	0	0	0	0	0
W83627HF	0	0	0	0	0	0	0	0	0
DIMM	0	0	0	NOTE2	0	0	NOTE2	0	0
PCI	0	0	0	0	0	0	0	0	0
USB	0	0	0	0	0	0	0	0	0
AGP	0	8.0A	0	0	6.0A	2.0A	?	1.0A	0

NOTE1 --- MCH
VCC_AGP = VCC1_5 (1.5A) + VCC_AGP (0.37A)

NOTE2 --- DIMM
S0 STATE --- 2.0A * 2 = 4.0A ---> V_DIMM
S1/S3 STATE --- 200mA * 2 = 400mA ---> V_DIMM
V_DIMM --> 400mA*2.5V/3.3V=303mA --> VCC3_SB

Power	S0	S1	S3/S4/S5
1.8V	132mA	99mA	N/A
VCC_AGP	550mA	266mA	N/A
VCC1_5SB	82mA	52mA	25mA
VCC3(I/O)	528mA	0.76mA	N/A
VCC3_SB	167mA	1mA	0.8mA / N/A

VCC3_SB =
VCC1_8SB =
VCC5_SB = VCC3_SB + VCC1_8SB

Micro-Star	Title MS-6705	Rev
Document Number	Power Delivery Map	
Last Revision Date: Monday, January 06, 2003	Sheet 3	of 30

General Purpose I/O Spec.


ICH4		
GPIO Pin	Type	Function
GPIO 0	I	REQ#A
GPIO 1	I	REQ#5
GPIO 2	I	IRQE#
GPIO 3	I	IRQF#
GPIO 4	I	IRQG#
GPIO 5	I	IRQH#
GPIO 6~7	I	Not Implemented
GPIO 8	I	SIO_PME#
GPIO 9~10	I	Not Implemented
GPIO 11	I	External SMI
GPIO 12~13	I	Not Implemented
GPIO 14~15	I	Not Implemented
GPIO 16	O	Non Connect
GPIO 17	O	GNT#5
GPIO 18~21	O	Non Connect
GPIO 22	O/D	Non Connect
GPIO 23	O	BIOS Protect
GPIO 24~27	I/O	Non Connect
GPIO 28	I/O	LAN DISABLED(ICH4)
GPIO 29~47	I/O	Non Connect

FWH


GPIO Pin	Type	Function
GPI 0	I	ATA IDE 1 Detect
GPI 1	I	ATA IDE 2 Detect
GPI 2	I	Reserved
GPI 3	I	Reserved

DEVICE	ICH INT Pin	IDSEL	CLOCK
PCI Slot 1	INTA# INTB# INTC# INTD#	AD16	PCICLK0
PCI Slot 2	INTB# INTC# INTD# INTA#	AD17	PCICLK1
PCI Slot 3	INTC# INTD# INTA# INTB#	AD18	PCICLK2
PCI Slot 4	INTD# INTA# INTB# INTC#	AD19	PCICLK3
PCI AUDIO	INTF#	AD25	AUDPCLK
PCI 1394	INTH#	AD23	1394PCLK


PRIMARY IDE BLOCK




SECONDARY IDE BLOCK



CPU SIGNAL BLOCK



CPU GTL REFERENCE VOLTAGE BLOCK



Every pin put one 220pF cap near it.
Trace Width 7mils, Space 10mils.
Keep the voltage divider within
1.5" of the GETREF pin.


CPU STRAPPING RESISTORS



ALL COMPONENTS CLOSE TO CPU



R2156 design guide 20
update with 220 ohm



MICRO-STAR INT'L CO.,LTD.


mPGA478-B INTEL CPU SOCKET Part1

MS-6705


REV
200

Date: Monday, January 06, 2003 Sheet 6 of 30


CPU VOLTAGE BLOCK




CPU DECOUPLING CAPACITORS




Place 14 pcs 1206 size cap
north side of processor




PLACE CAPS WITHIN CPU CAVITY




PLACE CAPS WITHIN CPU CAVITY



Place these caps on south side of processor



Within CPU Cavity Solder Side



MICRO-STAR INT'L CO.,LTD.

Title	mPGA478-B INTEL CPU Part2
-------	---------------------------



Size	Document Number
------	-----------------


MS-6705

Rev	
200	


Date: Monday, January 06, 2003

Sheet	7	of	30
-------	---	----	----






GMCH DECOUPLING CAPACITOR




Place decoupling cap close to GMCH AGP Interface < 0.1"




Place decoupling cap close to GMCH Hub-Link Interface < 0.1"




Place decoupling cap close to GMCH DAC Interface < 0.1"




Place decoupling cap close to GMCH Core Logic Interface < 0.1"





Place decoupling cap close to GMCH CPU Interface < 250mil in the Vtt corridor



Place decoupling cap close to GMCH Memory Interface < 0.1", with 18 mil trach width




Place Bulk cap for Core Logic, AGP & Hub Link Interface



Place Bulk cap between GMCH & DIMM slot

ICH4 PCI / HUB LINK / CPU / LAN / INTERRUPT SIGNALS




ICH4 STRAPPING RESISTORS




Reserved pull-down resistor for ICH4 reserved function straps.

ICH4 PULL-UP/DOWN RESISTORS




ICH4 REFERENCE VOLTAGE





Place Cap. as Close as possible to ICH4 < 0.25"
Trace width use 12 mils and 10mils space

ICH4 DECOUPLING CAPACITORS


Place one 0.1u close to ICH4 <100 mil




Micro-Star	Title MS-6705	Rev 200
Document Number ICH4 PCI		
Last Revision Date: Monday, January 06, 2003		Sheet 11 of 30




LPC SUPER I/O W83627HF




THERMAL RESISTOR BLOCK




NOTE: LOCATE CLOSE STATUS PANEL




IR HEADER




Chassis Intrusion Header




SPEAKER BLOCK



SMBus Isolation




LPC I/O DECOUPLING CAPACITORS




100 to 10A reserved for SIO straps

SUPER I/O STRAPPING RESISTOR





Micro-Star	MS-6705	Rev 200
Document Number	LPC I/O W83627HF	
Last Revision Date:	Monday, January 06, 2003	Sheet 13 of 30

SYSTEM MEMORY




DDR Decoupling Caps

DDR TERMINATORS




Total 110 signal, need 55 pcs decoupling.




AGP 1.5V 2X/4X SLOT(AGP VER:2.0 COMPLY)


VCC5 = 60mils trace / 15 mils space



AGP SIGNAL REFERENCE CIRCUIT




AGP TERMINATION RESISTORS




LESS 100MILS STUB TRACE LENGTH FOR 2/4X
LESS 500MIL FOR 1X MUST BE FOLLOWING.
Place these resistors between AGP slot & GMCH

AGP SLOT DECOUPLING CAPACITORS



Video Connector



**MICRO-STAR INT'L CO.,LTD.**

Title

VGA Connector

Size

Document Number


MS-6705

Rev
200

Date: Monday, January 06, 2003


Sheet 17 of 30

PCI SLOT 3 (PCI VER: 2.2 COMPLY)





```
IDSEL = AD18
MASTER = PREQ2
INTC#
```

PCI SLOT DECOUPLING CAPACITORS




Micro-Star	Title	MS-6705	Rev	200
Document Number		PCI Slot 1 & 2 & 3		
Last Revision Date: Monday, January 06, 2003		Sheet	18	of 30




Micro-Star	Title	MS-6705	Rev	200
	Document Number	AGP Slot & PCI SLOT4		
Last Revision Date: Monday, January 06, 2003		Sheet	19	of 30


Firware Hub (FWH)




FWH RESISTORS



PCB Mounting Holes



FWH DECOUPLING CAPACITORS




Place Cap. as Close to FWH< 350 mil

FWH write protect




FWH INIT Signal Voltage Translation Block





SIMULATION TRACE



Serial port protection diode




Perallal port protection diode




Micro-Star	Title MS-6705	Rev 200
Document Number	FWH & protection diode	
Last Revision Date: Tuesday, January 07, 2003	Sheet	20 of 30


REAR PANEL USB CONNECTOR FOR USB PORT 4,5




CPU FAN




FRONT PANEL USB CONNECTOR FOR USB PORT 0,1




SYSTEM FAN



POWER CIRCUIT FOR USB PORT 0,1





POWER CIRCUIT FOR USB PORT 4,5





Micro-Star	Title MS-6705	Rev 200
Document Number		
USB & FAN Connectors		
Last Revision Date: Monday, January 06, 2003		Sheet 21 of 30

- * USB Trace width : 7.5 mils
- * Differential USB Signlas Trace, Spacing : 18 mils
- * USB Trace Spacing : 20 mils
- * USB Power Trace must be 40mils width

C-MEDIA CMI8738MX PCI AUDIO





SERIAL PORT 1

VCC5

+12V

C30 105P

U2 75232-1

DCDA 2

RXDA 3

RIA 4

CTS 7

DSRA 9

DTRA 16

RTSA# 17

SOUTA 18

VCC 20

RIN1 19

RIN2 18

RIN3 17

RIN4 14

RIN5 12

ROUT1 13

ROUT2 12

ROUT3 11

ROUT4 10

ROUT5 9

DOUT1 5

DOUT2 8

DOUT3 10

GND 11

DCDA# 13

SINA 13

RIA# 13

CTSA 13

DSRA# 13

DTRA 20

RTSA 20

TXDA 20

C28 0.1u

-12V

C31 0.1u

-12V

D5 1N4148S

D6 1N4148S

CB10 104P

CB17 104P

CB9 104P

CB15 104P

LPT1B

LPT-D25-BK-BI

DCDA 26

RXDA 27

TXDA 28

DTRA 30

DSRA 31

RTSA 32

CTSA 33

RIA 34

F

[illegible][illegible][illegible]

FDD1

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

DRV#EN0 13

INDEX# 13

MOT_A# 13

DRV_B# 13

DRV_A# 13

MOT_B# 13

DIR# 13

STEP# 13

WT_DTH_13 13

WT_EN# 13

TRACK0# 13

FDD_WP# 13

RDATA# 13

HEAD# 13

DSKCHG# 13

D2x17-1:31-BK

[illegible]


Micro-Star	Title	MS-6705	Rev	200
Document Number		IO Connector		
Last Revision Date: Monday, January 06, 2003		Sheet	24	of 30

Power	S0	S3	S5
VCC3_SB	Main	Standby	Standby
VCC5_STR	Main	Standby	Standby
MEM_STR	Main	Standby	0V

SEL0	5VUSB
H	2 MOSFET
L	1 MOSFET


**S50# pin function(Hi level = 5V)
same as 5VUSB(Hi level = 12V)
5VUSB USE 2 MOSFET

AGP4X & GMCH 1.8V POWER TRANSLATOR



1.5V STANDBY POWER TRANSLATOR

(40mils trace / 20 mils space)



Micro-Star	Title MS-6705	Rev 200
Document Number	ACPI Controller	
Last Revision Date: Monday, January 06, 2003	Sheet	25 of 30

**INPUT 2 AND 3 MUST BE HI LEVEL WHEN USE
OUTPUT 1 AND 2 FOR GPIO FUNCTION


Near
302D

5V DUAL Power

Low RDS ON MOSFET

DDR VTT Power


1.25V/2.1A



SEL1	VRAM	VRAM_2.5
H	3.3VDUAL	2.5V
TRI-STATE	3.3VSB	2.5V
L	3.3VSTR	1.25V

FOR 3VSB OR 3VSTR
SETTING BY SEL1


FOR 3VDUAL
SETTING BY
SEL1



** SETTING 3VSTR THEN VRAM_2.5
BECOME TO 1.25 VREF

DDR 2.5V Power

2.5V/2.8A+5.92A




VCC_VID / VID_GOOD

Place MOSFET near CPU


THIS PIN IS OPEN DRAIN OUTPUT

DDR 2.5V Power

2.5V/2.8A+5.92A



NOTE: INSIDE ON CPU SOCKET.






HIP6301 -- VRM 9.0/9.2

VID4	VID3	VID2	VID1	VID0	VCCP
1	1	1	1	1	OFF
1	1	1	1	0	1.100
1	1	1	1	1	1.125
1	1	1	0	0	1.150
1	1	0	1	1	1.175
1	1	0	1	0	1.200
1	1	0	0	1	1.225
1	1	0	0	0	1.250
1	0	1	1	1	1.275
1	0	1	1	0	1.300


VID4	VID3	VID2	VID1	VID0	VCCP
1	0	1	0	1	1.325
1	0	1	0	0	1.350
1	0	0	1	1	1.375
1	0	0	1	0	1.400
1	0	0	0	1	1.425
1	0	0	0	0	1.450
0	1	1	1	1	1.475
0	1	1	1	0	1.500
0	1	1	0	1	1.525
0	1	1	0	0	1.550

VID4	VID3	VID2	VID1	VID0	VCCP
0	1	0	1	1	1.575
0	1	0	1	0	1.600
0	1	0	0	1	1.625
0	1	0	0	0	1.650
0	0	1	1	1	1.675
0	0	1	1	0	1.700
0	0	1	0	1	1.725
0	0	1	0	0	1.750
0	0	0	1	1	1.775
0	0	0	1	0	1.800




Micro-Star	Title	MS-6705	Rev	200
Document Number	VRM 9.0			
Last Revision Date:	Monday, January 06, 2003			
	Sheet	26	of	30



ATX CONNECTOR




REGULATORS OUTPUT DECOUPLING CAPACITORS





FRONT PANEL




HDD LED










SPEAKER



JP2 Buzzer		
1 - 2	From Buzzer*	
2 - 3	From Audio	



Micro-Star	Title MS-6705	Rev 200
Document Number MSI	Front Panel & Connector	
Last Revision Date: Monday, January 06, 2003	Sheet 27	of 30




Micro-Star	Title	MS-6705	Rev	200
Document Number	1394			
Last Revision Date:	Monday, January 06, 2003			
Sheet	28	of	30	

Standard: remove all part

Jumper Setting & Connector Setting

JBAT1 Clear CMOS		
1 - 2	Normal	*
2 - 3	Clear CMOS	



Connector	Description
U7	INTEL mPGA478-B CPU
IDE1	Primary
IDE2	Secondary
DIMM1	DDRAM DIMM1
DIMM2	DDRAM DIMM2
AGP1	AGP Slot
PCI1	PCI Slot1
PCI2	PCI Slot2
PCI3	PCI Slot3
PCI4	PCI Slot4
COM1	Serial Port
COM2	Serial Port
LPT1	Parallel Port
FDD1	Floopy
JWR1	MODEM RING HEADER
KBMS1	PS/2 Keyboard and mouse
C_FAN1	CPU FAN HEADER
S_FAN1	System FAN HEADER
USB	USB REAR CONNECTOR
JUSB1	USB INTERNAL HEADER
CONN1	ATX Power
JFP1	Front Panel
JPW1	ATX12V Power

History : 100 to 10A

Page	Description	Date
7	L7,L8 size change from 1206 to 0805	
8,9,10	NB Change from 845G to 845GE rev:B1	
11,12	SB Change from ICH4 rev:A1to ICH4 rev:B0	
13	R177 connect change to GND & add R438 for SIO power on strapping reserve	
21	Add C296,C297 & mount FAN speed control request parts but unmount RN3,RN22,C13,C37 ,R4,R63	
24	Remove CN8,CN9 , COM2 I/O connector	
25	U1 change Version from ver:E to ver:GCRB. For this version change unmount R17,D3,D17 & change CB7 from 104PF to 102PF	
26	VRM 9.0 change from two phase to three phase. For PWM good circuit unmount R101 & add D25 reserved and mount R116,R120,R420,Q34,Q55	
27	R157 change from 1K to 4.7K for U1 change version from ver:E to ver:GCRB.	
29	U10-BIOS change from 2M to 4M flash ROM	

History : 10A to 200

Page	Description	Date
11	Short R244,R217,R245,R218,R220 0ohm Resistor	
12	Short JBAT1 pin1,2	
20	R82 change from 47K to 0 ohm	
21	Add R439~R442,D26,D27 for FAN Speed control ; un-mount R5,R6,Q5,C293,R68,R67,Q23,C297	
24	Change RN1 from 4.7K to 470	
25	Change Q2 size from SOT23 to T0252	
26	Change R431 from 1.78K to 2.49K for meet VRM 9.0 load line test	
20	Change C88,CB132 from 0.1uF 0603 to 4.7uF 0805 for improve BIOS program yield rate	