

MS-6702 VER:0E ATX

- *AMD PGA 754 K8-Processor (DDR 400)
- *VIA K8T400M / VT8237 Chipset (AGP 8X / VLink 8X)
- *Winbond 83697HF-VF LPC I/O
- *VT6306 1394a OHCI Link Layer Controller
- *PDC20378 Serial ATA Controller
- *RTL 8110S Giga/ 8100C100/10 Bit LAN Support
- *USB 2.0 support (integrated into VT8237)
- *Vcore Jumpless support
- *ALC650/ALC655 6 channel S/W Audio

- *DDR DIMM * 3
- *AGP SLOT * 1 (8X)
- *PCI SLOT * 5


Title	Page
Cover Sheet	1
Block Diagram	2
GPIO SPEC	3
AMD K8 -> 754 PGA Socket	4,5,6
Clock Synthesizer & MS1	7
System Memory DDR DIMM 1 & 2 & 3	8,9
DDR Terminations R & C	10
DDR Damping R & Bypass Cap.	11
NB VIA K8T400M/VER:0.4 (HT)	12,13,14
K8 Vcore	15
AGP SLOT 8X	16
VT8237	17,18,19
PCI Connectors * 5	20,21,22
ALC650/ALC655 6 channel S/W Audio	23
Serial ATA Controller PDC20378	24,25
IDE ATA 66/100 Connectors * 2	26
1394 Controller VT6306	27
Front USB Port *2	28
Rear USB Port *2	29
LPC I/O W83697HF & Floppy	30
Hardware monitor & FAN	31
BIOS ROM & VCORE ADJUSTING	32
Keyboard/Mouse Connectors	33
LPT/COM Port	34
Giga-Bit LAN RTL8110S/RTL8100C	35
ACPI Power CONTROLLER (MS-6)	36
SYSTEM VOLTAGE REGULATOR	37
Front Panel & POWER OK CIRCUIT	38
Decoupling Cap.	39
Power Sequence	40
History	41
OPTION PARTS	42

Layout Gerber-Out 0822-91
1. Modify Circuit 6702-0A_0822-91.DSN 08/22/91-> Layout Finished (Gerber-Out Version).
Release ES-BOM
1. Modify Circuit 6702-0A_0827A-91.DSN 08/27/91-> Release NEW BOM of ES-BOM for Standard (6702-A20).
2. Modify Circuit 6702-0A_1001-91.DSN 10/01/91-> After Pilot-Run (Didn't release ECR).
Modify MS6702/VER:0B 10/04/2002
1. Modify Circuit 6702-0B_1108-91.DSN 11/08/91=> VER:0A -> OB : Modify H/W issue & K8-CPU & NB-K8T400M & Change H/W Audio to S/W Audio (Gerber-Out Version).
2. Creat new BOM for MS6702/VER:0B , 6702-0B_1108A-91.dsn 11/08/91 .
3. Modify BOM for MS6702/VER:0B , 6702-0B_1118-91.dsn 11/18/91 .
Modify MS6702/VER:0C 1/03/2003
1. Modify Circuit 6702-0C FROM 67020B.
2.GERBER OUT 1/29/2003.

MS6702-0E

Micro Star Restricted Secret		
Title	Cover Sheet	Rev 0E
Document Number	MS-6702	
MICRO-STAR INT'L No. 5, Sec. 2, No. 1, Jung-Ho City, Taipei Hsien, Taiwan http://www.msi.com.tw	Last Revision Date: Wednesday, June 25, 2003 Sheet 1 of 42	

Block Diagram



GPIO FUNCTION

VT8237 GPIO Function Define

PIN NAME	Function define
GP00 (VSUS33)	VCORE_ADJ
GP01/SUSA#(VSUS33)	NA
GP02/SUSB#(VSUS33)	SUSB#
GP03/SUSST1#(VSUS33)	SUSST#
GP04/SUSCLK(VSUS33)	NA (Exteranl Pull up to 3VDUAL)
GP05/CPUSTP#	NA (Exteranl Pull up to VCC3)
GP06/PCISTP#	NA (Exteranl Pull up to VCC3)
GP07/SLP#	LDTSTOP#
GP08/GPI8/IPBIN0	NA
GP09/GPI9/IPBIN1	NA
GP010/GPI10/IPBRDFR	NA
GP011/GPI11/IPBRDCK	NA
GP012/GPI12/INTE#	S_VID0
GP013/GPI13/INTF#	S_VID1
GP014/GPI14/INTG#	S_VID2
GP015/GPI15/INTH#	NA
GP016/SA16/STRAP	LDT Freq Strapping Bit0
GP017/SA17/STRAP	LDT Freq Strapping Bit1
GP018/SA18/STRAP	LDT Width (Low=8 Bit)
GP019/SA19/STRAP	Fast Command (Low=Disable)
GP020/GPI20/ACSDIN2/PCS0#/EI	POWERF1
GP021/GPI21/ACSDIN3/PCS1#/SLPBTN#	POWERF2
GP022/GPI22/IOR#	NA
GP023/GPI23/DPSLP	ROMLOCK
GP024/GPI24/GPI0A	NA
GP025/GPI25/GPI0C	NA
GP026/GPI26/SMBDT2 (VSUS33)	SMBDATA2/Slave SMBUS
GP027/GPI27/SMBCK2 (VSUS33)	SMBCLK2/Slave SMBUS
GP028/GPI28/VIDSEL	NA
GP029/GPI29/VRDSLP	NA
GP030/GPI30/GPI0D	NA
GP031/GPI31/GPI0E	NA


PIN NAME	Function define
GPI0	NA (Exteranl Pull up to VBAT)
GPI1	ATADET0=>Detect IDE1 ATA100/66
GPI2/EXTSMI#	EXTSMI#
GPI3/RING#	RING#
GPI4/LID#	ATADET1=>Detect IDE2 ATA100/66
GPI5/BATLOW#	NA (Exteranl Pull up to 3VDUAL)
GPI6/AGPBZ#	POWERF3
GPI7/REQ#5	NA (Exteranl Pull up to 3VDUAL)
GPI16/INTRUDER#	NA (Exteranl Pull up to VBAT)
GPI17/CPUMISS	NA (Exteranl Pull up to 3VDUAL)
GPI18/AOLGP1/THRM#	THRM#
GPI19/IORDY	NA (Exteranl Pull up to VCC3)


S/I/O GPIO Function Define

PIN NAME	Function define
GPBX/GP13	LED#4
GPAY/GP15	LED#2
GPAS1/GP10	LED1
GPAS2/GP17	LED4
GPAX/GP12	LED#3
GPBY/GP14	LED#1
GPBS1/GP11	LED2
GPBS2/GP16	LED3

PCI Routing






DEVICES	INT#	IDSEL	REQ#/GNT#	CLOCK
PCI SLOT 1	INT#A INT#B INT#C INT#D	AD16	PREQ#6 PGNT#6	PCICLK1
PCI SLOT 2	INT#B INT#C INT#D INT#A	AD17	PREQ#3 PGNT#3	PCICLK2
PCI SLOT 3	INT#C INT#D INT#A INT#B	AD18	PREQ#4 PGNT#4	PCICLK3
PCI SLOT 4	INT#D INT#A INT#B INT#C	AD19	PREQ#7 PGNT#7	PCICLK4
PCI SLOT 5	INT#B INT#C INT#D INT#A	AD21	PREQ#8 PGNT#8	PCICLK5
Giga-Bit LAN	INT#A	AD22	PREQ#1 PGNT#1	GLAN_PCLK
MS1 #1			PREQ#0 PGNT#0	MS1_PCLK
SERIAL ATA	INT#B	AD24	{ PREQ#2 } PGNT#2	SATAPCLK
1394	INT#D	AD25	{ PREQ#5 } PGNT#5	1394_PCLK









Keep all power and signal trce away from the VR1.

LAYOUT: Route VDDA trace approx. 50 mils wide (use 2x25 mil traces to exit ball field) and 500 mils long.

[illegible]

Title	K8 HDT & MISC	Rev	
Document Number	MS-6702	OE	
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-Ho City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, June 25, 2003	
Sheet		5	of 42









ICS950403 didn't support ModeC

ModeC	Pin24
*** 0	PCICLK6
1	PCI_STOP#

ModeA	ModeB	Pin6	Pin7	Pin8	Pin11
0	0	HTTCLK0	HTTCLK1	HTTCLK2	PC1CLK10
0	1	ModeA In	HTTCLK1	HTTCLK2	HTTCLK3
1	0	PC1CLK7	PC1CLK8	PC1CLK9	PC1CLK10
1	1	ModeA In	PC1CLK8	PC1CLK9	PC1CLK10




```
└─"FS0-FS3" are all internal ────
| pull-up via 100K ohm ..      CLKVC
```




```
| "48MHZ" is "FS3" in ICS950402
| But not in cy28330 .
```

```
ModeA,B=0:0 ( Set Pin 7,8 cloc  
-> 66 MHz Pin11->33Mhz )
```




```
└─"24_48MHZ/SEL" Freq.-Out select pin ──
|   => Low->48MHz , Hi->24MHz .
|   ( Internal pull-up via 100K ohm )
```




Title	Clock Synthesizer	Rev
Document Number	MS-6702	0D
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-Ho City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, June 25, 2003
Sheet		7 of 42

SYSTEM MEMORY




SYSTEM MEMORY



DIMM3 SLAVE ADDRESS
= (1010010X)B = A4


Clock Buffer (DDR)



Micro Star Restricted Secret

Title	System Memory : DDR DIMM 2	Rev	
Document Number	MS-6702	0E	
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-Hue City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, June 25, 2003	
Sheet		9	of 42

DDR Terminations



DDR Terminations

-MDQS0 R657 0 -DR MDQS0



MD15 R658 0 DR MD15



MD18 R659 0 DR MD18




4 -MDQS[8..0] << -MDQS[8..0]
8,9,10 -DR_MDQS[8..0] << -DR MDQS[8..0]
8,9,10 DR_MD[63..0] << DR MD[63..0]
4 MD[63..0] << MD[63..0]
4 MEMCHECK[7..0] >> MEMCHECK[7..0]
8,9,10 DR_CHECK[7..0] >> DR CHECK[7..0]
8,9,10 DR_DM[8..0] << DR DM[8..0]
4 DM[8..0] << DM[8..0]



MD38 R661 0 DR MD38



MD42 R662 0 DR MD42



MD51 R663 0 DR MD51




MD59 R707 0 DR MD59


MD63 R664 0 DR MD63





MEMCHECK4 R665 0 DR CHECK4




LAYOUT: Place on backside, evenly spaced around VTT fill.




LAYOUT: Locate close to Clawhammer socket.








LAYOUT: Place alternating caps to GND and VDD_25_SUS in a single line along VTT island.




LAYOUT: Locate close to Clawhammer socket.



K8T400M HT Interface





K8T400M AGP 8X ,V-Link, Misc. Control





The voltage level of
LVREF_NB is
0.625V

MS-6702		
Title		
NORTH BRIDGE K8T400M/VER:0.4 (AGP & VLINK)		
Size	Document Number	Rev
C	MS-6702	0E
Date:	Wednesday, June 25, 2003	Sheet 13 of 42

K8T400M Power and Ground Connections




LAYOUT : Populate caps on the bottom side of NB.



MS-6702			
Title NORTH BRIDGE K8T400M/VER:0.4 (POWER/GROUND)			
Size Custom	Document Number MS-6702		Rev 0E
Date Wednesday, June 25, 2003	Sheet 14	of 42	



K8 Voltage Regular Module



R14 ORIGINAL 154KST R11-1543T13-Y01
POWER FREQUENCY ADJUSTING
300KRST R11-0304T13-Y01


VID4	VID3	VID2	VID1	VID0	Vout
1	1	1	1	0	0.800
1	1	1	0	1	0.825
1	1	1	0	0	0.850
1	1	0	1	1	0.875
1	1	0	1	0	0.900
1	1	0	0	1	0.925
1	1	0	0	0	0.950
1	0	1	1	1	0.975
1	0	1	1	0	1.000
1	0	1	0	1	1.025
1	0	1	0	0	1.050
1	0	0	1	1	1.075
1	0	0	1	0	1.100
1	0	0	0	1	1.125
1	0	0	0	0	1.150
0	1	1	1	1	1.175

VID4	VID3	VID2	VID1	VID0	Vout
0	1	1	1	0	1.200
0	1	1	0	1	1.225
0	1	1	0	0	1.250
0	1	0	1	1	1.275
0	1	0	1	0	1.300
0	1	0	0	1	1.325
0	1	0	0	0	1.350
0	0	1	1	1	1.375
0	0	1	1	0	1.400
0	0	1	0	1	1.425
0	0	1	0	0	1.450
0	0	0	1	1	1.475
0	0	0	1	0	1.500
0	0	0	0	1	1.525
0	0	0	0	0	1.550
1	1	1	1	1	Shutdown



VCC

C311
104P



4X: 0.75V
8X: 0.35V

VREF_CG

C765
1U0805

C357
104P

VDDQ

R292
3.32KST

R293
1.47KST

R294
1.02KST

Q40
2N7002S

+12VA

R199
1K

AGP8XDET# GC#

1: 4X
0: 8X

VCC3

R196
4.7K


Q29
2N7002S

AGP8XDET#

R190
10K


1: 4X
0: 8X

"AGP8XDET# GC#" => 4X=High, 8X=Low







<i>Add-in Card Power</i>				
	<i>I_{max}</i>	<i>V_{Min}</i>	<i>V_{Max}</i>	<i>Units</i>
VDDQ	2.0A	1.425	1.575	V
VCC3	6.0A	3.15	3.45	V
3VDUAL	0.75A	3.15	3.45	V
VCC5	2.0A	4.75	5.25	V
VCC12	1.0A	11.4	12.6	V

Micro Star Restricted Secret			
Title	AGP PRO Slot		Rev
Document Number	MS-6702		0E
MICRO-STAR INT'L No. 199, De St. Jung-He City, Taichung Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, June 25, 2003 Sheet 16 of 42	




VT8237
ACSYNC => LPC FW/H Command
0 - Enable FW/H
1 - Disable FW/H(Default)
ACSYNC R1577 4.7K VCC3


SA17:16 => LDT Frequency (VD[1:0])
00 - 200MHz (Default) 10 - 600MHz
01 - 400MHz 11 - 800MHz
SA18 => LDT Width (VD[2])
0 - 8-Bit (Default)
1 - 16-Bit
SA19 => Fast command (VD[3])
0 - Disable (Default)
1 - Enable



Strapping
PDA1/SDA1 => External loop test mode
0 - Disable (Default)
1 - Enable
PDA2/SDA2 => ROMSIP Select
0 - Disable
1 - Enable(Default)
SDCS3 => Test Mode Select
0 - Disable (Default)
1 - Enable
EEDI/SDCS1 => EEPROM Select
0 - BIOS Porting - ACR
1 - External EEPROM (On-board)(Default)




Micro Star Restricted Secret		
Title	VT8235 Part 2	Rev
Document Number	MS-6702	OE
MICRO-STAR INT'L No. 5, De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, June 25, 2003 Sheet 18 of 42





Micro Star Restricted Secret		
Title	VT8235 Part 3	Rev
Document Number	MS-6702	OE
MICRO-STAR INT'L No. 5F, No. 1, Sec. 2, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, June 25, 2003 Sheet 19 of 42



PCI Connectors



PCI Connectors




PCI Connectors




Micro Star Restricted Secret		
Title	PCI Connector 5	Rev
Document Number	MS-6702	OE
MICRO-STAR INT'L No. 6, De St. Jung-He City, Taipen Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, June 25, 2003
Sheet		22 of 42

Serial ATA Controller



Serial ATA Connector



18 PDD[15..0] << PDD[15..0]

18 PDA[2..0] << PDA[2..0]

18 SDA[2..0] << SDA[2..0]

18 SDD[15..0] << SDD[15..0]

Pin connection diagram for the N32-2201091-H06 module. The diagram shows a 40-pin connector with pins numbered 1 to 40. Pins 1-18 are labeled PDD 7 through PDD 0. Pins 19-28 are labeled PDREQ R, PDIOW# R, PDIOCR# R, PIORDY R, PDDACK# R, IRQ14 R, PDA1 R, PDA0 R, PDCS#1 R, and IDEACTP#. Pins 29-38 are labeled PDD 8 through PDD 0. Pins 39 and 40 are labeled IDE1 and IDEACTP#. The diagram also shows connections for R1512 (33 ohms) between pins 1 and 2, R153 (470 ohms) between pins 39 and 40, and a ground connection for pin 40. The module is identified as YJ220-CB N32-2201091-H06.

36 HDRST# >> HDRST# R151 33 IDE2

SDD 7 1 2 SDD 8
 SDD 6 2 3 SDD 9
 SDD 5 3 4 SDD 10
 SDD 4 4 5 SDD 11
 SDD 3 5 6 SDD 12
 SDD 2 6 7 SDD 13
 SDD 1 7 8 SDD 14
 SDD 0 8 9 SDD 15

SDREQ R 17 18
 SDIOW# R 19 20
 SDIOR# R 21 22
 SIORDY R 23 24
 SDDACK# R 25 26
 IRQ15 R 27 28
 SDA1 R 29 30
 SDA0 R 31 32
 SDCs1 R 33 34
 IDEACTS# << IDEACTS# 35 36
 38 IDEACTS# << IDEACTS# 37 38
 39 40













YJ220-CW
 N32-Z201091-H06

R154 470



ATADET1 R
 SDA2 R
 SDCs3 R

Diagram illustrating the I/O bus connections for the 68000 processor. The bus is divided into two sections:


- Left Section (Data Bus D15-D0):**
 - PIORDY R (R1507, 4.7K)
 - SIORDY R (R1508, 4.7K)
 - IRQ14 R (R1509, 10K)
 - IRQ15 R (R1505, 10K)
- Right Section (Data Bus D15-D0):**
 - PDREQ R (R1524, 5.6K)
 - SDREQ R (R1504, 5.6K)
 - PDD7 (R1541, 10K)
 - SDD7 (R1513, 10K)
 - ATADET0 R (R1580, 15K)
 - ATADET1 R (R1581, 15K)




1394a OHCI Link Layer Controller



For MSI 1394 Front-pinheader




Every 1394-port should support 1.5A current .





<i>Micro Star Restricted Secret</i>		
Title	<i>1394a Link Layer Controller</i>	Rev
Document Number	<i>MS-6702</i>	OE
MICRO-STAR INT'L Do-It-Yourself 106, Sec 2, Da Shi, Hsin Yi City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: <i>Wednesday, June 25, 2003</i> Sheet 27 of 42

1




REAR USB PORT

STACKED USB CONNECTOR






Micro Star Restricted Secret		
Title	Rear USB Port	Rev
Document Number	MS-6702	OE
MICRO-STAR INT'L		
No. 6, De St. Jung-He City,		
Taipen Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date:		Wednesday, June 25, 2003
Sheet		29 of 42




Super I/O



FLOPPY DISK HEADER










DELD





Micro Star Restricted Secret		
Title	Winbond W697HF	Rev
Document Number	MS-6702	OE
MICRO-STAR INT'L No. 6, De St. Jung-He City, Taipen Hsien, Taiwan http://www.msi.com.tw		
Last Revision Date: Wednesday, June 25, 2003		
Sheet 30 of 42		

Hardware Monitor





Chasiss Intrusion Header




Micro Star Restricted Secret		
Title	Hardware Monitor	Rev
Document Number	MS-6702	OE
MICRO-STAR INT'L No. 6, De St. Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		
Last Revision Date: Wednesday, June 25, 2003 Sheet 31 of 42		

SYSTEM ROM





Keyboard/Mouse Ports




Micro Star Restricted Secret		
Title	KeyBoard / Mouse Port	Rev
Document Number	MS-6702	OE
MICRO-STAR INT'L No. 6, De St. Jung-He City, Taipen Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, June 25, 2003
Sheet		33 of 42





LPT / COM PORTS



Multiple RS232 Drivers and Receivers



For EMI



Micro Star Restricted Secret			
Title	LPT / COM Port		Rev
Document Number	MS-6702		OE
MICRO-STAR INT'L		Last Revision Date:	
No. 6, De St, Jung-He City,		Wednesday, June 25, 2003	
Taipen Hsien, Taiwan		Sheet	34 of 42
http://www.msi.com.tw			

LINEAR MODE

3VSB MODE SELECT

3VSB MODE	3VSDLDEC#
SINGLE MOSFET	PULL HIGH
DUAL MOSFET	PULL LOW

THESE OUTPUT AND INPUT PIN MUST BE PULL HIGH

VDIMM LINEAR OR PWM SELECT

VDIMM MODE	EXTRAM
LINEAR REGULATOR	PULL LOW
PWM REGULATOR	PULL HIGH

FRONT PANEL RESET BUTTON


PCIRST# BUFFER OUTPUT

PCI SOLT PCIRST# BUFFER OUTPUT

CONNECT TO SOUTH BRIDGE SUSB# SIGNAL

THE TWO BLOCK CHOICE ONE SUPPORT SYSTEM POWER CONTROL

DDR TERMINATION



DDRTYPE	VDIMM
PULL LOW	2.5V
PULL HIGH	1.8V

WATCHING DOG TIMER SELECT

WD_DET	TIMER
PULL LOW	OFF
PULL HIGH	ON


THE TWO MODE ONLY ONE MODE PRESENT
SINGLE MODE
THIS MODE SELECT BY PIN 47 PULL HIGH 5VSB

THIS MODE SELECT BY PIN 47 PULL LOW

THE VDIMM_HSEN IN LINEAR MODE

DDRTYPE	VDIMM_HSEN
DDR	2.0V
DDR II	1.7V

3VSB REGULATE BY 5VSB AND VCC3





Micro Star Restricted Secret

Title	ACPI POWER CONTROLLER (MS-6)	Rev	OE
Document Number	MS-6702		
MICRO-STAR INT'L CO., LTD.	Last Revision Date: Wednesday, June 25, 2003		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan	Sheet 36 of 42		
http://www.msi.com.tw			


THIS POINT VOLT CAN'T SETTING BELOW 2.9V

System Voltage Regulator



for SATA & Power Reference .

Power for SATA




SATA power "VCC1_8" is about 500mA , Power trace width > 20 mils

Micro Star Restricted Secret



Title	System Voltage Regulators	Rev
Document Number	MS-6702	0E
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, June 25, 2003 Sheet 37 of 42

FRONT PANEL

For MSI / Intel Front Panel




POWER OK Circuits



Micro Star Restricted Secret		
Title	Front Panel & Power OK Circuits	Rev
Document Number	MS-6702	OE
MICRO-STAR INT'L No. 6, De St. Jung-He City, Taipen Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, June 25, 2003
Sheet		38 of 42


BULK / Decopuling

Place on CPU Solder side







CPU

Place on Inside of CPU cavity (10 * 0.22uF/0603 X7R high-freq decoupling Cap.)




Buck-decoupling Mid-Freq. decoupling Cap. (7 * 4.7uF / 1206 X7R)




For EMI










SYSTEM



Impedance Test



ATX VIA-Hole * 9



Micro Star Restricted Secret

Title		Rev
BULK/Decoupling		OE
Document Number	MS-6702	
MICRO-STAR INT'L		Last Revision Date:
No. 6, De St. Jung-He City,		Wednesday, June 25, 2003
Taipen Hsien, Taiwan		Sheet
http://www.msi.com.tw		39 of 42

K8 CPU Power

CPU Side

K8 Vcore ->
"VCORE" (42A)

VDDA 2.5 Power ->
"VDDA_25" (0.11A)

HT Power ->
"VDD_12_A"&"VLDT0"
(2A)

DDR Side

DDR Power ->
"VDD_25_SUS"
(9.5A)

DDR-VTTPower ->
"VTT_DDR_SUS"
(5.21A)

NB & SB & AGP Power

NB & SB Core-Power
-> "VCC2_5" (?A)

NB & SB Core-Suspend
Power -> "VSUS2_5" (?A)

NB AGP8X Power ->
"VDDQ" (1.5A)

Other Power


5VDU

DDR_3VDUAL

3VDU

9VSB

ATX Power Supply







Micro Star Restricted Secret

Title		Rev
Power Generation		OE
Document Number	MS-6702	
MICRO-STAR INT'L No. 6, De St. Jung-He City, Taipen Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Wednesday, June 25, 2003
Sheet	40	of 42

A

1



Title			
OPTION PART			
Size	Document Number		Rev
Custom	MS-6702		0E
Date:	Wednesday, June 25, 2003	Sheet	42 of 42
		1	