

MS-6561 VER:1.0

CPU: AMD Socket-462 Processor

Chipset: SiS 745

LPC I/O: W83697HF

AC'97 CODEC:Realtek ALC201A

IEEE1394 : TI TSB41LV02(OPTION)



Expansion:

- 1.AGP Slot * 1
- 2.PCI Slot * 5
- 3.CNR Slot * 1

CONTENT	PAGE	CONTENT	PAGE
Cover Page	1	Voltage Regulator	33, 34
Block Diagram	2	ATX Connector	35
Clock Generator	3	Front Pannel	36
Clock Buffer	4	Decoupling Capacitors	37
AMD Socket A	5, 6, 7	MS-3 & D-LED	38
SiS 745 Host / AGP	8	1394 PHY	39
SiS 745 Memory	9	CPU Thermal Portection	40
SiS 745 PCI / IDE	10	Manual Part	41
SiS 745 Misc. Signal	11	GPIO SPEC.	42
SiS 745 Power	12		
Hardware Strap	13		
System Memory	14, 15, 16		
PCI Connector	17, 18, 19		
AGP Slot	20		
IDE Connector	21		
USB Connector	22		
KB/MS Connector	23		
AC'97 CODEC	24		
Audio Connector	25		
CNR Slot	26		
LPC I/O W83697HF	27		
Hardware Monitor	28		
Parallel Port	29		
Serial Port	30		
Flash Memory	31		
PWM ST-L6911D	32		

Micro Star Restricted Secret

Title	Cover Sheet	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Tuesday, February 19, 2002
Sheet		1 of 42



SIS745 CL00K							AGPCLK (MHz)	
(FS3)	(FS2)	(FS1)	(FS0)	CPU (MHz)	SDRAM (MHz)	PCI (MHz)	AGPSEL=0	AGPSEL=1
0	0	0	0	66.6	66.6	33.3	66.6	50
0	0	0	1	100	100	33.3	66.6	50
0	0	1	0	166	166	33.3	66.6	55.6
0	0	1	1	133	133	33.3	66.6	50
0	1	0	0	66.6	100	33.3	66.6	50
0	1	0	1	100	66.6	33.3	66.6	50
0	1	1	0	100	133	33.3	66.6	50
0	1	1	1	133	100	33.3	66.6	50
1	0	0	0	112	112	33.3	67.2	56
1	0	0	1	124	124	31	62	46.5
1	0	1	0	138	138	34.5	69	51.8
1	0	1	1	150	150	30	60	50
1	1	0	0	66.6	133	33.3	62.5	49.84
1	1	0	1	133	166	33.3	66.6	55.3
1	1	1	0	150	100	30	60	50
1	1	1	1	160	120	30	60	48

NOTE:
PCICLK<34.5MHz

Micro Star Restricted Secret

Title	Clock Generator	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		Tuesday, February 19, 2002
http://www.msi.com.tw		Sheet
		3 of 42

Clock Buffer (DDR)

Legend:

- DDRCLK[0..8] << DDRCLK[0..8] 14,15
- DDRCLK-[0..8] << DDRCLK-[0..8] 14,15
- SCLK << SCLK 3,11,14,15,26,33,38
- SDATA << SDATA 3,11,14,15,26,33,38
- FWDCLK_DDR << FWDCLK_DDR 9

By-Pass Capacitors
Place near to the Clock Buffer

Signal	Component	Value
DDRCLK-3	C428	2 10p-0603
DDRCLK-5	C429	2 10p-0603
DDRCLK0	C430	2 10p-0603
DDRCLK-2	C431	2 10p-0603
DDRCLK-1	C432	2 10p-0603
DDRCLK-8	C433	2 10p-0603
DDRCLK4	C434	2 10p-0603
DDRCLK7	C435	2 10p-0603
DDRCLK6	C436	2 10p-0603
DDRCLK-3	C438	2 10p-0603
DDRCLK5	C439	2 10p-0603
DDRCLK-0	C440	2 10p-0603
DDRCLK2	C441	2 10p-0603
DDRCLK1	C442	2 10p-0603
DDRCLK8	C443	2 10p-0603
DDRCLK-4	C444	2 10p-0603
DDRCLK-7	C445	2 10p-0603
DDRCLK-6	C446	2 10p-0603
FB_DDR	C447	2 10p-0603

Micro Star Restricted Secret

Title: Clock Buffer
Document Number: MS-6561
Last Revision Date: Tuesday, February 19, 2002
No. 69, Li-De St, Jung-Ho City, Taipei Hsien, Taiwan
http://www.msi.com.tw

Sheet 4 of 42

By-Pass Capacitors
Place near to the Clock Buffer




The diagram shows a series of clock signals and their associated bypass capacitors. Each signal is represented by a horizontal line with a vertical step indicating a transition. The signals are labeled as follows:

- DDRCLK3 C428 1 || 2 10p-0603
- DDRCLK-5 C429 1 || 2 10p-0603
- DDRCLK0 C430 1 || 2 10p-0603
- DDRCLK-2 C431 1 || 2 10p-0603
- DDRCLK-1 C432 1 || 2 10p-0603
- DDRCLK-8 C433 1 || 2 10p-0603
- DDRCLK4 C434 1 || 2 10p-0603
- DDRCLK7 C435 1 || 2 10p-0603
- DDRCLK6 C436 1 || 2 10p-0603
- DDRCLK-3 C438 1 || 2 10p-0603
- DDRCLK5 C439 1 || 2 10p-0603
- DDRCLK-0 C440 1 || 2 10p-0603
- DDRCLK2 C441 1 || 2 10p-0603
- DDRCLK1 C442 1 || 2 10p-0603
- DDRCLK8 C443 1 || 2 10p-0603
- DDRCLK-4 C444 1 || 2 10p-0603
- DDRCLK-7 C445 1 || 2 10p-0603
- DDRCLK-6 C446 1 || 2 10p-0603
- FB_DDR C447 1 || 2 10p-0603


Each signal line is connected to a common ground rail at the bottom of the diagram, which is represented by a horizontal line with a vertical step indicating a transition.

Title	Clock Buffer	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-Hue City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, February 19, 2002
Sheet		4 of 42

AMD 462PGA Socket - Signals




CPU K7CLKOUT BLOCK




* Trace lengths of CLKOUT and -CLKOUT are between 2" and 3"


CPU FERR BLOCK




CPU SYCLK BLOCK



CPU SYCLK REFERENCE BLOCK




CPU ZN / ZP BLOCK




Micro Star Restricted Secret

Title	Socket A_Signal	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date: Tuesday, February 19, 2002		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	5	of 42

AMD 462PGA Socket - Power



CPU DECOUPLING CAPACITORS






Micro Star Restricted Secret

Title	Socket A_Power	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.	Last Revision Date: Tuesday, February 19, 2002	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw	Sheet 6 of 42	


DECOUPLING CAPACITOR INSIDE SOCKET

AMD 462PGA Socket - Pull up / down Block







**All CPU interface are
2.5V tolerant**

CPU APIC BLOCK



for test only
Pull to VCCA_PLL


CPU PULL-UP / DOWN BLOCK



Micro Star Restricted Secret

Title	Socket A_Pull up / Pull down	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		
Last Revision Date: Tuesday, February 19, 2002		Sheet 7 of 42

SiS 745 Host and AGP



AGP

745-1





HOST

Micro Star Restricted Secret

Title	SiS 745 Host/AGP	Rev	
Document Number	MS-6561		1.0
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Tuesday, February 19, 2002	
Sheet		8	of 42

SIS 745 Memory


DMD[0..63] << DMD[0..63] 14,15,16
 DDQM[0..7] << DDQM[0..7] 14,15,16
 DMA[0..14] << DMA[0..14] 14,15,16
 DDQS[0..7] << DDQS[0..7] 14,15,16
 DCS-[0..5] << DCS-[0..5] 14,15,16



Micro Star Restricted Secret








Title	SIS 745 Memory	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date:		
No. 69, Li-De St, Jung-He City,		
Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	9	of 42

745-2



Title	SIS 745 Memory	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date:		
No. 69, Li-De St, Jung-He City,		
Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	9	of 42

SiS 745 PCI and IDE



SiS 745 Misc. Signals

GPIO

745-4

CPU_S

APIC

RTC

USB




ACPI

KBC

AC97

LPC

DON'T need to place close to 745




Micro Star Restricted Secret



Title	SIS 745Misc. Signal	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date: Tuesday, February 19, 2002		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	11	of 42

Sis 735 Power

Sis 735 Four Coner Decoupling Capacitor



Sis 735 Power Decoupling Capacitor



735

POWER

Micro Star Restricted Secret

Title	SIS 745 Power	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date: Tuesday, February 19, 2002		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	12	of 42

SIS 745 Hardware Trap Define

The schematic shows two vertical bus structures labeled VCC3_3 at the top. The left bus has 26 pins connected to it via 4.7K resistors: PAR, C/BE#0, C/BE#1, AD31, AD30, AD28, AD27, AD26, AD25, AD24, AD23, AD22, AD21, AD20, AD15, and AD29. Below these are four pins (AD14, AD13, AD11, AD12) connected to a single point which goes through an RN82 resistor network and a 4.7K resistor to ground. The right bus has 17 pins connected to it via 4.7K resistors: AD10, AD9, AD8, AD7, AD6, AD5, AD4, AD3, AD2, AD1, and AD0. To the right of the schematics, there are lists of configuration options for each pin or group of pins.

Left Bus Connections:

- PAR: 10,17,18,19
- C/BE#0: 10,17,18,19
- C/BE#1: 10,17,18,19
- AD31: R224, R185
- AD30: R225
- AD28: R227
- AD27: R229, R187
- AD26: R228, R186
- AD25: R230
- AD24: R231
- AD23: R232, R188
- AD22: R233, R189
- AD21: R235, R191
- AD20: R234, R190
- AD15: R238, R192
- AD29: R226
- AD14, AD13, AD11, AD12: Connected to RN82 network and 4.7K resistor to ground.

Right Bus Connections:

- AD10: R243, R197
- AD9: R244, R188
- AD8: R246, R199
- AD7: R247, R200
- AD6: R248, R201
- AD5: R250, R203
- AD4: R249, R202
- AD3: R251, R204
- AD2: R252, R205
- AD1: R254, R207
- AD0: R253, R206

Configuration Options:

- AD31: Allow the ROM address from FFF8_XXXX to FFFF_XXXXh
0: Disable (Recommend)
1: Enable
- AD30: System Auto-Reset Function Enable
0: Disable
1: Enable (Default)
- AD28: Clock Forward Offset
0: Delay 1000ps (Default)
1: No Delay
- AD27: Processor Forward Clock Delay Mode
0: Disable
1: Enable (Default)
- AD26: Receiver Delay Enable
0: Processor forward clock delay mode
1: NB forward clock delay mode
- AD23 AD22: S2K Bus Length
0 0 Short (Default)
0 1
1 0
1 1 Long
- AD21 AD20: System Clock Speed
0 0 100MHz (Default)
0 1 66MHz
1 0 90MHz
1 1 133MHz
- AD15: Receive clock delay control mode
0: Use DLL control value
1: Use hardware trap value (AD[14..11]) (Default)
- AD[14..11]: Receive Forward Clock Delay
0000: minimum delay
1111: maximum delay
- AD[10..9]: Slew (Output Slew Rate)
00: minimum slew rate
11: maximum slew rate
- AD8: S2K output Buffer Driving Strength Control Mode
0: Use compensation logic control value
1: Use hardware trap value (AD[3..0] and AD[7..4])
- AD[7..4]: S2K output Buffer NMOS Driving Strength
0000: minimum driving strength
1111: maximum driving strength
- AD[3..0]: S2K Output Buffer PMOS Driving Strength
0000: maximum driving strength
1111: minimum driving strength
- PAR: CPU, SDRAM, PCI, AGP Clock PLL/DLL Circuit Enable
0: Enable
1: Disable
- C/BE#0: IDE Test Enable
0: Disable
1: Enable
- C/BE#1: Debug Test Enable
0: Disable
1: Enable






Micro Star Restricted Secret

Title	Document Number	Rev
SIS 745 Hardware Strapping	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-Ho City, Taipei Hsien, Taiwan http://www.msi.com.tw	Last Revision Date: Tuesday, February 19, 2002	Sheet 13 of 42


Title	SiS 745 Hardware Strapping	Rev	
Document Number	MS-6561		1.0
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Tuesday, February 19, 2002	
Sheet		13	of 42

9,14,16 DMD[0..63] << DMD[0..63]
9,14,16 DMA[0..14] << DMA[0..14]
9,14,16 DDQM[0..7] << DDQM[0..7]
9,14,16 DDQS[0..7] << DDQS[0..7]

9,14,16 DCS-[0..5] << DCS-[0..5]
14 CKE[0..5] << CKE[0..5]
4,14 DDRCLK[0..8] << DDRCLK[0..8]
4,14 DDRCLK-[0..8] << DDRCLK-[0..8]



DIMM CKE Block





Micro Star Restricted Secret

Title	DIMM3	Rev	1.0
Document Number	MS-6561		
Last Revision Date: Tuesday, February 19, 2002			
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan			
http://www.msi.com.tw			
Sheet	15	of	42

DMD[0..63] << DMD[0..63] 9,14,15
 DDQM[0..7] << DDQM[0..7] 9,14,15
 DDQS[0..7] << DDQS[0..7] 9,14,15
 DMA[0..14] << DMA[0..14] 9,14,15
 DCS-[0..5] << DCS-[0..5] 9,14,15

SSTL-2 Termination Resistors


(Note: The termination resistors are only for DDR application)






Micro Star Restricted Secret

Title	DDR TERMINATOR	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date:		
Tuesday, February 19, 2002		
No. 69, Li-De St, Jung-He City,		
Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	16	of 42

10,13,18,19,38 AD[31..0] << AD[31..0]
10,13,18,19 C/BE#[3..0] << C/BE#[3..0]







PCI BUS PULL-UP



Micro Star Restricted Secret

Title	PCI CONNECTOR 1	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date: Tuesday, February 19, 2002		
No. 69, Li-De St., Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	17	of 42




10,13,17,19,38 AD[31..0] << AD[31..0]
10,13,17,19 C/BE#[3..0] << C/BE#[3..0]



Micro Star Restricted Secret






Title	PCI2 & PCI3	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Tuesday, February 19, 2002		Sheet
		18 of 42

10,13,17,18,38 AD[31..0] << AD[31..0]
10,13,17,18 C/BE#[3..0] << C/BE#[3..0]




Micro Star Restricted Secret

Title	PCI4 & PCI5	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date:		
Tuesday, February 19, 2002		
No. 69, Li-De St, Jung-He City,		
Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	19	of 42




Title	IDE CONNECTOR	Rev	
Document Number	MS-6561		1.0
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Tuesday, February 19, 2002	
Sheet		21	of 42




Micro Star Restricted Secret		
Title	USB Connector	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date:		
Tuesday, February 19, 2002		
No. 69, Li-De St, Jung-He City,		
Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	22 of 42	

KEYBOARD/MOUSE PORTS








Micro Star Restricted Secret

Title	Keyboard/Mouse Connector	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		Tuesday, February 19, 2002
http://www.msi.com.tw		Sheet
		23 of 42




Hardware Monitor





Micro Star Restricted Secret

Title	Hardware Monitor	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date: Tuesday, February 19, 2002		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet		28 of 42



Micro Star Restricted Secret		
Title	Parallel Port	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, February 19, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		29 of 42




VRM 9.0

VID4	VID3	VID2	VID1	VID0	VDC(V)
1	0	1	1	0	1.30
1	0	0	0	1	1.425
1	0	0	0	0	1.45
0	1	1	1	1	1.475
0	1	1	1	0	1.500
0	1	1	0	1	1.525
0	1	1	0	0	1.550
0	1	0	1	1	1.575
0	1	0	1	0	1.600
0	1	0	0	1	1.625
0	1	0	0	0	1.650
0	0	1	1	1	1.675

VID4	VID3	VID2	VID1	VID0	VDC(V)
0	0	1	1	0	1.70
0	0	1	0	1	1.725
0	0	1	0	0	1.75
0	0	0	1	1	1.775
0	0	0	1	0	1.80
0	0	0	0	1	1.825
0	0	0	0	0	1.85
1	1	1	1	1	NO CPU

Micro Star Restricted Secret


Title	PWM_CSS322	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Tuesday, February 19, 2002		Sheet
		32 of 42




Micro Star Restricted Secret

Title	Voltage Regulator 1	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date:		
Tuesday, February 19, 2002		
No. 69, Li-De St, Jung-He City,		
Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	33	of 42



2.5V POWER TRANSLATOR (30mils trace / 15 mils space)




1.8V POWER TRANSLATOR (50mils trace / 15 mils space)



BATTERY BLOCK





AUX_OK BLOCK








Micro Star Restricted Secret

Title	Voltage Regulator 2	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date: Tuesday, February 19, 2002		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	34	of 42



Micro Star Restricted Secret


Title	ATX Connector	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		Tuesday, February 19, 2002
http://www.msi.com.tw		Sheet
		35 of 42




Micro Star Restricted Secret

Title	Front Pannel	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		Tuesday, February 19, 2002
http://www.msi.com.tw		Sheet
		36 of 42

System Decoupling Capacitors





High Freq. return current decoupling



Micro Star Restricted Secret


Title	System Decoupling	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		Tuesday, February 19, 2002
http://www.msi.com.tw		Sheet
		37 of 42






Micro Star Restricted Secret

Title	IEEE1394 PHY	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date:		
Tuesday, February 19, 2002		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	39	of 42



MANUAL PART



JBAT1(1-2)




JC-D2-RD


JAUD1(5-6) JAUD1(9-10)



JC-D2-RD JC-D2-RD




COM1




COM2


PCB OTHER COMPONENT



FOR TEST



FIDUCIALS



Micro Star Restricted Secret

Title	Manul Part	Rev
Document Number	MS-6561	1.0
MICRO-STAR INT'L CO.,LTD.		
Last Revision Date: Tuesday, February 19, 2002		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	41	of 42

PCI Config.

DEVICE	ICH INT Pin	IDSEL
PCI Slot 1	INTA# INTB# INTC# INTD#	AD20
PCI Slot 2	INTB# INTC# INTD# INTA#	AD21
PCI Slot 3	INTC# INTD# INTA# INTB#	AD22
PCI Slot 4	INTD# INTA# INTB# INTC#	AD23
PCI Slot 5	INTA# INTB# INTC# INTD#	AD24

Chipset General Purpose I/O (SIS745)

GPIO	PIN	TYPE	Function Description	Normal	Active
GPIO1	A15	I	RING(for modem & lan wake up)	H	L
GPIO2	B15	I	PREQ#4		
GPIO3	F16	I	EXTSMI#		
GPIO4	C16	I	IEEE1394 Link on		
GPIO5	D19	I	THERM#(Thermal Detect)		
GPIO6	AH3	I	Primary Ultra-66 Cable ID		
GPIO7	AD9	I	Secondary Ultra-66 Cable ID		
GPIO12	E15	O	IEEE1394 Link Request		
GPIO18	C14	I	IEEE1394 DIRECT		
GPIO19	D14	I/O	IEEE1394 DATA 0		
GPIO20	F14	I/O	IEEE1394 DATA 4		
GPIO21	E14	I/O	IEEE1394 Control 0		
GPIO22	A13	I/O	IEEE1394 Control 1		
GPIO24	D13	I	KBDATA(Keyboard data)		
GPIO25	E13	I	KBCLK(Keyboard clock)		
GPIO26	A12	I	MSDAT(Mouse data)		
GPIO27	F13	I	MSCLK(Mouse clock)		
GPIO28	C13	O	SDATA		
GPIO29	B13	O	SCLK		

MS-3 GPIO SPEC.

Name	Pin	Function
P0[0:4]	2,3,4,5,6	FIDI[0:3]
P1[0:3]	7,8,9,10	FIDO[0:3]
SCLK	26	SCLK
SIO	27	SDATA
P6[0:3]	43,44,45,46	D_LED[1:4]
P6[4:7]	47,48,49,50	DDLED[1:4]
P5[0:4]	38,39,40,41,42	VIDI[0:4]
P4[0:4]	33,34,35,36,37	VIDO[0:4]

W83302D GPIO SPEC.

Name	Pin	Function
GP10	2	PCIRST# INPUT
GP11	3	PCIRST# OUTPUT for SLOT
GP12	4	PCIRST# OUTPUT for Device
GP13	5	PCIRST# OUTPUT for HDD
GP20	41	PWOK for CPU
GP21	42	PWOK for CHIP
GP31	43	RSMRST# connect to AUXOK(sis745)
GP32	44	FP RST#(reset button) INPUT

Micro Star Restricted Secret

Title	GPIO SPEC.	Rev	
Document Number	MS-6561		1.0
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Tuesday, February 19, 2002	
		Sheet	42 of 42