

Cover Sheet	1
Block Diagram	2
MAIN CLOCK GEN & IDE CONNECTOR	3
mPGA478-B INTEL CPU Sockets	4 - 5
INTEL Brookdale-G /GL GMCH	6 - 8
DDR SLOT	9
DDR TERMINATOR	10
INTEL ICH4	11 - 12
CH7009 & DVI + TV OUT	13 - 14
PCI SLOT / FWH	15
USB PORT 1 2 3	16
LPC I/O(SM5C LPC47M133)	17
COM & LPT & FDD & FAN	18
KB / MS CONNECTOR / POV3	19
AC'97 CODEC ADI1981A / ALC650 + SPDIF	20
AUDIO CONNECTORS	21
VGA CONNECTOR	22
VRM 9.0	23
ACPI CONTROLLER W83302 MS-5	24
LAN Kinnnereth-R 10/100 or Kenai1000	25
LAN Kinnnereth-R 10/100 or Kenai1000 Connector	26
ATX Connector	27
2-PORT IEEE1394 - NEC_uPD72874	28
Decoupling Capacitor	29
GPIO setting	30
HISTORY 1	31
HISTORY 2	32

THE RED PAGES ARE MSI BOM NOT FOR IBM SPEC

Last Schematic Update Date:
11/06/2002

MS-6557 *VERSION: 2.1A*
 STD:
 INTEL 845G (B01-0845G15-I06)+ ICH4 + Kinnereth-R(B06-562EZ05-I06)
 OPTION A:
 INTEL 845G (B01-0845G15-I06)+ ICH4 + KENAI32(B06-8254005-I06)
 Willamette/Northwood 478pin mPGA-B Processor Schematics


CPU:
Willamette/Northwood mPGA-478B Processor

System Chipset:
INTEL 845G (North Bridge) + ICH4 (South Bridge)

On Board Chip:
 LPC Super I/O -- SM5C LPC47M133
 BIOS -- FWH
 AC' 97 CODEC -- ADI1981A / 1981B / ALC650
 CLOCK GENERATION -- ICS 950201AF
 LAN -- INTEL Kenai 1000 / Kinnereth-R
 DVO -- CH7009 DV+ TV-OUT
 1394 -- NEC uPD72874(Optional)


Expansion Slots:
PCI2.2 SLOT* 1 (RISER CARD PCI*2)

System Block Diagram




CLOCK GENERATOR BLOCK

*Trace < 0.5"




CLOCK STRAPPING RESISTORS



Trace less 0.2"


49.9ohm for 50ohm M/B impedance



used only for EMI issue

Trace less 0.2"


PRIMARY IDE BLOCK



ATA100 IDE CONNECTORS

- * Trace Width : 5mils
- * Trace Spacing : 7mils
- * Length(longest)-Length(shortest)<0.5"
- * Trace Length less than 6"


SECONDARY IDE BLOCK




MICRO-STAR INT'L CO.,LTD.

Title			
MAIN CLOCK GEN / IDE			
Size	Document Number	Rev	
Custom	MS-6557	2.1A	
Date:	Thursday, November 28, 2002	Sheet	3 of 34



CPU VOLTAGE BLOCK



CPU DECOUPLING CAPACITORS





PLACE CAPS WITHIN CPU CAVITY




MICRO-STAR INT'L CO.,LTD.

Title			
mPGA478 CPU-2			
Size	Document Number	Rev	
Custom	MS-6557	2.1A	
Date	Thursday, November 28, 2002	Sheet	5 of 34







DDR SERIAL RESISTORS




MICRO-STAR INTL CO., LTD.		
Title		
Brookdale-G GMCH-2		
Size	Document Number	Rev
Custom	MS-6557	2.1A
Date:	Thursday, November 28, 2002	Sheet 7 of 34




GMCH DECOUPLING CAPACITOR




Place decoupling cap close to GMCH AGP Interface < 0.1"




Place decoupling cap close to GMCH Hub-Link Interface < 0.1"




Place decoupling cap close to GMCH DAC Interface < 0.1"



Place decoupling cap close to GMCH Core Logic Interface < 0.1"




Place decoupling cap close to GMCH CPU Interface < 250mil in the Vtt corridor




Place decoupling cap close to GMCH Memory Interface < 0.1", with 18 mil trace width



Place Bulk cap for Core Logic, AGP & Hub Link Interface




Place Bulk cap between GMCH & DIMM slot




MICRO-STAR INT'L CO.,LTD.			
Title			
Brookdale-G GMCH-3			
Size	Document Number		Rev
Custom	MS-6557		2.1A
Date:	Thursday, November 28, 2002	Sheet	8 of 34

SYSTEM MEMORY




MICRO-STAR INT'L CO.,LTD.				
Title				
DDR1 & DDR2				
Size B	Document Number			Rev 2.1A
MS-6557				
Date:	Thursday, November 28, 2002	Sheet	9	of 34

DDR TERMINATORS




DDR Decoupling Caps




Total 110 signal, need 55 pcs decoupling.

Place for VTT_DDR island




Place at the end of the VTT_DDR island


ICH4 PCI / HUB LINK / CPU / LAN / INTERRUPT SIGNALS



ICH4 STRAPPING RESISTORS




ICH4 REFERENCE VOLTAGE




Place Cap. as Close as possible to ICH4 < 0.25"

Trace width use 12 mils and 10mils space



ICH4 DECOUPLING CAPACITORS

Place one 0.1u close to ICH4 <100 mil




FOR Core Logic

FOR Hub Interface

FOR PLL

MICRO-STAR INT'L CO.,LTD.			
Title			
ICH4-1			
Size	Document Number	Rev	
Custom	MS-6557	2.1A	
Date:	Thursday, November 28, 2002	Sheet	11 of 34




MSI



MICRO-STAR INT'L CO.,LTD.		
Title		
CH7009		
Size	Document Number	Rev
Custom	MS-6557	2.1A
Date	Thursday, November 28, 2002	Sheet 13 of 34

DVI Interface


MSI



MSI COMPUTER			
Title			
DVI, TV-OUT, 2nd CRT CONN			
Size	Document Number		Rev
Custom	MS-6557		2.1A
Date:	Thursday, November 28, 2002	Sheet	14 of 34
	2	1	

Timing diagram for the 10K0603 device. The diagram shows two sets of clock signals. The top set includes PRES0 (R1287), PRES1 (R1364), PRES2 (R1365), and PRES3 (R1366), all connected to X 10K-0603. The bottom set includes PRES0 (R1288), PRES1 (R1289), PRES2 (R991), and PRES3 (R992), all connected to 1K-0603. A VCC3 supply is indicated at the top right.





AD17 INTB#



(11.25) PREQ#3 << PREQ#3 1 2
(11) PREQ#0 << PREQ#0 3 4
(11) PREQ#1 << PREQ#1 5 6
(11) PREQ#2 << PREQ#2 7 8

2.7K-8P4R

(11.28) PREQ#4 << PREQ#4 R85 2.7K-0603



FWH_WP#

Firmware Hub (FWH)

VCC3
CB120
0.1u-0603
VCC3
CB143
0.1u-0603

VCC3
PCIRST#1
(6,17,24,25) PCIRST#1
VCC3
PCIRST#1
PRES3
PRES2
PRES1
PRES0
FWH_WP#
U37_X
BIOS_4Mbit
LAD0
(12,17,19)
LAD1
(12,17,19)
LAD2
(12,17,19)

U37

1 VPP
2 RST#
3 FGP13
4 FGP12
5 FGP11
6 FGP10
7 WP#
8 TBL#
9 ID3
10 ID1
11 ID0
12 ID1
13 FWH0
14 FWH1
15 FWH2
16 FWH3
GND

32 VCC3
31 CLK
30 PRES4
29 IC(VIL)
28 GND
27 VCCA
26 GND
25 VCC
24 INIT#
23 FWH4
22 RFU
21 RFU
20 RFU
19 RFU
18 RFU
17 FWH3
GND


VCC3
FWH_PCLK (3)
INIT#
LFRAME# (12,17,19)
LAD3 (12,17,19)

X PLL3C2-SMT



The schematic diagram illustrates the reset circuit for the HSM1000 board. It features two inverters, U36A and U36B, both of type X_NC7WZ07_SC70-6. U36A's input is PCIRST#1, and its output is connected to the input of U36B. U36B's output is connected to the base of transistor Q73 (2N3904S) through resistor R1284 (10K-0603). The emitter of Q73 is grounded, and its collector is connected to the HSM1000# signal line through resistor R1282 (3.3K-0603). The HSM1000# signal line is also pulled up to VCC3 by resistor R1280 (0-0603). The C2_BLK_RESET# (12) signal line is connected to the base of transistor Q75 (2N7002S) through resistor R1283 (10K-0603). The emitter of Q75 is grounded, and its collector is connected to the FWH_WP# signal line through resistor R1285 (0-0603). The FWH_WP# signal line is also pulled up to VCC3 by resistor R1281 (X_1K-0603). The circuit is powered by VCC3.

MICRO-STAR INT'L CO.,LTD.			
Title			
PCI SLOT / FWH			
Size	Document Number		Rev
Custom	MS-6557		2.
Date:	Thursday, November 28, 2002	Sheet	15 of 34




POWER CIRCUIT FOR USB PORT 4,5




- * USB Trace width : 7.5 mils
- * USB Trace Spacing : Low speed 20 mils, High speed 50 mils
- * Differential USB Signlas Trace, Spacing : 7.5 mils
- * USB Power Trace must be 40mils width
- * Length(longest)-Length(shortest)<150mils
- * Maxium trace length <16"





POWER CIRCUIT FOR USB PORT 0,1



POWER CIRCUIT FOR USB PORT 2,3




- * USB Trace width : 7.5 mils
- * USB Trace Spacing : Low speed 20 mils, High speed 50 mils
- * Differential USB Signlas Trace, Spacing : 7.5 mils
- * USB Power Trace must be 40mils width
- * Length(longest)-Length(shortest)<150mils
- * Maxium trace length <5"



MICRO-STAR INT'L CO.,LTD.			
Title			
Size			
Document Number			
Custom			
Date: Thursday, November 28, 2002			
Sheet 16 of 34			
Rev 2.1A			

LPC SUPER I/O LPC47M133




LPC I/O STRAPPING RESISTOR




SIO_ADDR
H: 0x04E
L: 0x02E (DEFAULT)

FDD WRITE-PROTECT LATCH


CHECK THIS....




Wake On Modem Header



LM86 DIGITAL TEMPERATURE SENSOR




LPC I/O DECOUPLING CAPACITORS




MICRO-STAR INT'L CO.,LTD.			
Title			
SMSc_LPC47M133			
Size	Document Number		Rev
			2.1A
Custom	MS-6557		
Date:	Thursday, November 28, 2002	Sheet	17 of 34


FLOPPY CONNECTOR




updated circuitry






CPU FAN




SYSTEM FAN1








SERIAL PORT 1




SERIAL PORT 2



COM2 HEADER




PARALLAL PORT




MICRO-STAR INT'L CO.,LTD.			
Title			
LPC I/O(W83627HF) / COM / PARALLEL/FDD			
Size	Document Number	Rev	
Custom	MS-6557	2.1A	
Date:	Thursday, November 28, 2002	Sheet	18 of 34

PS2 KEYBOARD & MOUSE CONNECTOR




SMBus Isolation




NEW ADD POV3 CONNECTOR

POV3 connector



Chassis Intrusion Header



MICRO-STAR INT'L CO., LTD.

Title	KB/MS CONNECTOR /WAKE UP
-------	--------------------------

Size	Document Number	Rev
Custom	MS-6557	2.1A

Date: Thursday, November 28, 2002 Sheet 19 of 34

VCC3

R1184 X_10K-0603

R1185 0-0603

R1186 X_10K-0603

C402 10p-0603


C406 X_22p-0603

C419 X_22p-0603


X_24.576MHZ R350

X_1M-0603


CLOSED TO AUDIO CODEC



VALUE	AD1981A	AD1981B	ALC650
C605	NO POP	POP	POP
R1176	NO POP	POP	POP
R1187	POP	POP	NO POP
R1311	NO POP	NO POP	NO POP
R1401	NO POP	POP	NO POP
R1310	POP	POP	NO POP
R1402	POP	POP	NO POP
R1403	NO POP	NO POP	POP
R1174	NO POP	NO POP	POP
R1175	POP	POP	NO POP
R1404	POP	POP	NO POP
D60	NO POP	NO POP	POP
Q65	NO POP	NO POP	POP
R1255	NO POP	NO POP	POP
R1178	NO POP	NO POP	POP
C64	NO POP	NO POP	POP
C428	NO POP	NO POP	POP



Video Connector



MICRO-STAR INT'L CO., LTD.			
Title			
VGA CONNECTOR			
Size	Document Number	Rev	
Custom	MS-6557	2.1A	
Date:	Thursday, November 28, 2002	Sheet	22 of 34

B06-562EZ05-I06
Controller, LAN, INTEL/Kinnereth-R, BGA-196pin, 10/100 MBPS Ethernet Controller


B06-8254005-I06
CHIP, LAN, INTEL/82540EM, BGA-196, 5V/3.3V, 10/100/1000 MBPS Gigabit Ethernet Controller

1.5V RAIL ONLY
REQUIRED WITH
KENAI
CONTROLLER








FOR KENAI

FOR Kinnereth-R

2.5V RAIL ONLY REQUIRED WITH KENAI CONTROLLER.
NOT CONNECTED WITH LAVON




MICRO-STAR INT'L CO., LTD.			
Title			
LAN CONTROLLER			
Size	Document Number	Rev	
	MS-5557	2.1A	
Date:	Thursday, November 28, 2002	Sheet	25 of 34




LAN Crystal

THIS DEVICE SHOULD BE PLACED AS CLOSE AS POSSIBLE TO THE CRYSTAL INPUT PINS OF THE ETHERNET CONTROLLER USED. KEEP TRACES SHORT AS POSSIBLE.




<OrgAddr1> MICRO-STAR INT'L CO., LTD.			
Title			
LAN CONTROLLER			
Size	Document Number	Rev	
	MS-6557	2.1A	
Date:	Thursday, November 28, 2002	Sheet	26 of 34


ATX CONNECTOR




POWER BUTTON



SPEAKER







POWER BUTTON










MICRO-STAR INT'L CO.,LTD.			
Title			
ATX Power Conn. & VGA Conn.			
Size	Document Number	MS-6557	Rev
B			2.1A
Date:	Thursday, November 28, 2002	Sheet	27 of 34

MSI

IEEE-1394
INTE# AD23




MOVE TO CHIP SET SIDE




AD[0..31] << AD[0..31] (11,15,25)
C/BE#[0..3] << C/BE#[0..3] (11,15,25)

MICRO-STAR INT'L CO.,LTD.			
Title			
IEEE1394 NEC uPD72874			
Size	Document Number		Rev
	MS-6557		2.1A
Custom			
Date:	Thursday, November 28, 2002	Sheet	28 of 34
		1	






PCB OTHER COMPONENT



System Decoupling Capacitors



High Freq. return current decoupling



At solder side

MICRO-STAR INT'L CO.,LTD.			
Title			
DECOUPLING CAPACITOR			
Size B	Document Number	MS-6557	
Date:	Thursday, November 28, 2002	Sheet 29	of 34
		Rev 2.1A	

PAGE	Description
05/24/2002	
	Modify from MS6557 1.0 , Change specifications for customer
05/25/2002	
	Modify from MS6557 2.0 , Change specifications for customer and delete OPTION A (MSI SPEC).
Page-03:	For Customer request PCI slot clock definition
	1. R822 link to LAN_PCLK 2. R823 link to PCICLK1 3. R1363 link to PCICLK2
	4. RN76 link to FWH_PCLK , ICH_PCLK , SIO_PCLK
	5. R824 link to CARD_CLK , R824 not mount (OPTION A)
	6. R825 link to 1394_PCLK , R825 not mount (OPTION A)
	7. R826 link to MS_CLK , R826 not mount (OPTION A)
	8. R832 not mount (OPTION A)
	9. OPTION A block not mount all parts.
	10. New add R1358 link to ICH14 , R1359 link to SIO_14,R1374 link to ADO_14M
	11. CN3 and CN4 swap for layout.
	12. C482 net name error ,change to SIO_14
	13. Not mount C485,C486,C627
Page-06:	1. Delete R864 ,Pin AJ31 directly to PCIRST#1
	2. Delete 3VDDCDA and 3VDDCCL link point , it's circuit error.
Page-11:	1. Delete R923,R925,R928,R930,R932,R933,R934,R936
	2. Delete PD_DET and SD_DET pull down resistors R929 and R931.
Page-12:	1. Delete R1041 for GPIO8 , It's link to SIO_PME#
Page-13:	1. Delet U30 and R1101.
	2. Delete RN127, Add R1361 for DDCDATA and R1362 for DDCCCLK
	3. Delete EC37 for layout.
Page-14:	1. OPTION A block not mount all parts
Page-17:	1. Delete CB149
	2. Delete R1298 , U38 pin 17 directly link SIO_PME#
	3. Change U39 part name from CY2305sc-1H to LM86
Page-20:	Mount ADI1981A update parts
	1. Not mount: C406 C419 Y5 R350 R1303 R1305 C428 C396 R1187
	2 Mount: R1185 R1302 R1304 R1301 R1306 R1307 R1308 C643
	3. Delete C418
Page-21:	Mount ADI1981A update parts
	1. Mount : R355 R354 R1175 C624
	2. Not mount: R1255 R1178 C640 Q65 R1174 D60
	3. New add R1375 R1376 but not mount
	4. Delete C433 C432
	5. Change parts value : C404 C397 C398 C420 from 180 pf to 1000pf
	6. Change parts value : R1176 from 4.7k to 2.2k
	7. Circuit modify: R1311 directly link to +5VR
05/26/2002	Page 25 26 LAN circuit review and modify
Page-25 26 :	For Kenai 32
	1. Mount : RN130 R1312 R1328 RN131
	2. Not mount : R1326 R1332 R1322 R1316
	3. Change part value : R1321=2.49K1% U41=512KX8
Page-28 :	1. OPTION A block not mount all parts.
Page-29 :	1. OPTION A block not mount all parts.
Page-30 :	1. OPTION A block not mount all parts.
Page-31 :	1. OPTION A block not mount all parts.

Title					HISTORY				
Size	Document Number								Rev
Custom	MS-6557								2.1A
Date:	Thursday, November 28, 2002				Sheet	31	of	34	

MS-6557 2.0 (Modify from MS-6557 1.0)

PAGE	Description
05/31/2002	
Page-25:	1. For Layout swap RN132.
	2. Delete CB172 ,CT18 CT19
	3. Mark RN132 for KENAI32.
Page-26:	1. For Layout delete C665 C655
Page-27:	1. New add U44 for SLP_S3# and T_CRIT_A# control power on function.
	2. Delete R1063 C571 C570, change JFP1 pin 8 signal not PWRSW, change R1068 from 10K ohm TO 330ohm
06/02/2002 Follow common BIOS Hardware Definition of customer	
Page-15:	1. Will PCI slot 1 INT# change to INT#B INT#C INT#D INT#A.
	2. Will PCI slot 1 IDESL change to AD17
	3. Will PCI slot 1 REQ/GNT change to 0 and riser card slot 2 change to 1
Page-31 :	1. Change IEEE1394 REQ/GNT to 4
06/03/2002	
Page-26 :	1. R529 change connect to USB1B pin19
MS-6557 2.0A 06/10/2002	
Page-3:	1. R812 R813 and R807 change connect to VDPA3V
Page-12 :	1.will INTRUDER# signal connector to page 19 CHASSIS signal and not mount R1028
Page-21 :	1.Delete CP66 for audio precision.
Page-25 :	1.Will ENET_DIS signal connect to ICH4 ENET_DIS.
Page-27 :	1.Not mount R1382 , R1383 R1384,R1355 and U44 , MOUNT R1354
06/12/2002	
Page-25 26 :	For Kinnereth-R
	1.Mount RN130 R1315
	2.Not mount Q80 R1353 C667 CB163 C673 CB164
	3.Change U9 from L05-0100020-B09 to L05-0100040-B09
	4. U9 pin 10 pin15 NC not connect anything.
Page-25:	For Kenai -32
	1.not mount RN130
Page-20:	1.pop C425 is 680pf for EMC solution.
Customer change request 06/21/2002	
Page-3 :	1. Mount U35 C642 C671 R1182 R837 R1259 to provide 14Mhz clock.
	2. Not mount R1358 R1359 R1374
	3. Add R1386 R1388 R1385 R1387 for ITP clock.
Page-4 :	1. Connect ITPCLK ,ITPCLK#,DBRESET# to CPU skt to support ITP
Page-20:	1.For cost down ,no mount Jaux1 JMD1 C365 C366 C386 C422 R294 R295 R301 R362
	2. Change U22 parts to 78M05 package is T0252 , no mount U22 EC54 R368
	3. Add FB51 for audio power use filtered digital 5V instead
	4. change EC44 from 10uF to 1uF.
	5. Change C399 C405 C409 and C417 to 270pf X7R
	6. Change R304 R306 to 4.7K,R305 to 2.7K, R313 R314 R315 R316 to 4.7K and pop.
Page-21:	1.Change EC48 and EC52 from 10uF to 100uF
	2. Change R351 and R352 from 75 Ohm to 00hm.
	3. New add function : rear audio output port should be disable when front headphone port is plugged.
Page-25 26:	1. The polarity of the green LED that connects L1LED# and ACTLED# is reversed.
	2. Add R1389 R1390 for SMBus siganl isolation purposes.
	3. Will R525 connected to 1000LED# and should be pop'd for Kinnereth-R design.
	4. Will R1371 moved from 100LED# to the 1000LED# line , pop only for KENAI32
	5.C645 should be 0.01uF.
	6. De-pop R1324 for Kinnereth-R and KENAI-32

Customer change request 06/26/2002

Page-3:	New add POV3 connector.CLK-gen circuit modify.
	1. New POV3 connector , will U34 PIN 10 for POV_CLK, through R824 and link to CN3 PIN 5
	2. U34 and RN76 pin out renew link .
Page-12:	1. will U8 pin AB3 link to POV3 for LPCPD# and R1114
	2. U8 pin R2 link to POV_ID0# and R972
	3. U8 pin W1 link to POV_BLK_RST# AND R1269
	4. U8 pin R3 link to POV_ID1# and R974
	5. Add R1392 and R1393 for chassis intruder and POV_INTR# to connector.
Page-15:	1. modify FWH Write protect circuit by Customer circuit.
Page-17:	1. modify FDD Write protect latch circuit by Customer circuit.
	2. Add R1395 for LM86 T_CRIT_A# isolation purposes.
Page-19:	New add POV3 connector.
Page-27:	will FP_RST# DBRESET# and POV_SYS_RST# connect together.
Page-30:	GPIO setting :
	1. GPI6 for POV_ID0# GPI7 for POV_ID1# GPI27 for POV_BLK_RST#

Change SPEC 06/28/2002

Delete PCMCIA and MEMORY STICK circuit and NOT support DVI functions.

Page-3:	1. Delete C483 and CN3 pin 1 not connect.
	2. Will POV_CLK resistor change to R824
	3. Will R826 link to REF_14
Page-7:	1. Not mount R1075 R1076 R1077 R1078 R1079 R1081 R1082 R1091R1080.
Page-12:	1.Modify U8 pin W3 and R1274 from CARD_RI# to GPI13
Page-13:	all parts not mount for SPEC. BUT R1102 R1103 AND C294 need mount for 845G.
Page-14:	all parts not mount for SPEC.
Page-24:	Change R245 from 2000hm to 150 Ohm. will AGP1 change to 2.1V
Page-27:	Delete R1072 for new SPEC
Page-28 29 30:	Delete page.
Page-33:	GPIO SETTING
	1. Delete PCMCIA routing table.
	2. GPI13 not connect

Circuit modify 07/02/2002

Page-3:	1. change parts valus R849 R850 to 10K, C487 and C489 no-pop.
Page-11:	1.delete signal FINIT# change to HINIT#
Page-12:	1. Change D38 from BAT54A to 1n5817/S,will VBAT signal change to RTC_VCC
Page-15:	1.change signal FINIT# to HINIT# , and R1117 no-pop
Page-17:	1.add C678 for temperature sensor issue.

Circuit modify 07/09/2002

Page-3:	1. change parts valus C478 C481 to 22p
	2. Layout request swap PCI-clock signals (delete R822 R823 R1363 R824 R825 add RN135 , swap CN3 CN4 pin)
Page-4:	1. add VCC_VID circuit for layout issue. (add R1397 R1398R1399 R1400 VR1)
Page-12:	1.Follow ADV team change SLP_S5# to SLP_S4# , control MS5 suspend status .
Page-20 :	delete R400 R312 for MIC
Page-21 :	1.Change rear/front audio MIC circuit for codec vendor
	2.add pop/no-pop table for codec.
Page-22:	1.change L90 L91 L92 from 120 L to 0.082uH,C558 C561 C564 from 3.3p TO 10pF for video signal quality issue.

Title			
HISTORY			
Size	Document Number		Rev
Custom	MS-6557		2.1A
Date:	Thursday, November 28, 2002	Sheet	32 of 34

MS6557 2.0C Jumper Diagram

