

MS-6555

Version 40a FSB533

INTEL (R) Brookdale - GV Chipset

Northwood / Presott 478pin mPGA-B Processor Schematics

CPU : Northwood / Presott mPGA-478B Processor

System Brookdale - G / GL / GV / GE Chipset : INTEL GMCH + ICH4

On Board Chipset:

BIOS -- FWH

LPC Super I/O -- W83627THF-AW

Clock Generator -- CY28349B

AC'97 Codec -- RealTek ALC655 / AD1888

Onboard Lan Chipset-- RealTek RTL8100C

Expansion Slots:

AGP2.0 Slot * 0

PCI2.2 Slot * 3

CNR Slot * 0


Platform : Micro ATX (244 mm * 200 mm ; 9.61 inch * 8.03 inch)

Cover Sheet	1
Block Diagram	2
Clock CY28349 & ATA100 IDE Connector	3
mPGA478-B INTEL CPU Sockets	4 - 5
INTEL Brookdale-G GMCH -- North Bridge	6 - 8
INTEL ICH4 -- South Bridge	9 - 10
LPC I/O - W83627THF-AW	11
FWH	12
DDR DIMMM1,2	13
DDR Termination	14
PCI Slot 1 & 2 & 3	15
IO Connector	16
AC'97 Codec and Audio Connector	17
USB Connector	18
ACPI Controller (MS-5)	19
VRM10 Intersil ISL6556B	20
PCI LAN - Realtek RTL8100C	21
VGA Connector	22
Front Panel & Connectors & FAN	23
History	24
General SPEC	25
Jumper Setting & Manual Parts	27-28


MODEL Config.	ORCAD Config.	Function	Option	ERP Number
MS6555GV STD (6555L2-40a-STD)	Cfg6555GV-ALC655	GV STD (ALC655)	STD	601-6555-19S
MS6555GV option: A (6555L2-40a-A)	Cfg6555GV-AD1888	GV STD + AD1888	A	601-6555-20S
MS6555GL STD	Cfg6555GL-ALC655	GL STD (ALC655)	GL	
MS6555GL option: A	Cfg6555GL-AD1888	GL STD + AD1888	GLA	

		MICRO-STAR	
Title COVER SHEET			
Size	Document Number MS-6555		Rev 40a
Date: Wednesday, March 31, 2004 Sheet 1 of 27			


Block Diagram



CPU SIGNAL BLOCK




CPU GTL REFERENCE VOLTAGE BLOCK




Every pin put one 220pF cap near it.
Trace Width 10mils, Space 15mils.
Keep the voltage dividers within 1.5 inches of the first GTLREF Pin

CPU ITP BLOCK



ALL COMPONENTS CLOSE TO CPU

CPU STRAPPING RESISTORS



Pin Definition Change	
AD1 : BOOTSELECT	Input
AD2 : VIDPWGRD	Input
AD3 : VID5	Output
AE26 : OPTIMIZED/COMPAT*	Input
AF3 : VCCVIDLB	Input


The OPTIMIZED/COMPAT*(AE26) and RSP#(AB2) pins on the CPU socket should be left as a no connect (NC).








MICRO-STAR

Title			
INTEL mPG478 CPU1			
Size	Document Number		Rev
	MS-6555		40a
Date:	Wednesday, March 31, 2004	Sheet	4 of 27

CPU VOLTAGE BLOCK



CPU DECOUPLING CAPACITORS



MLCC(10uF / Y5V / 1206)
Taiyo

MLCC(10uF / Y5V / 0805)
Walsin

SP-CAP(100uF)
Ripplecur = 2000mA
Impedance = 20mΩ
Panasonic

MICRO-STAR		
INTEL mPGA478-B CPU2		
Title	Document Number	Rev
	MS-6555	40a
Date: Wednesday, March 31, 2004	Sheet 5 of 27	

13,14 DDRMD[0..63]


U10B

DDR

Trace length must as short as possible for SRCVEN

Trace width 12 mil with 12 mil space for SM_VREF.

AGP




DDR SERIAL RESISTORS


AGP SLOT DECOUPLING CAPACITORS

AGP SIGNAL REFERENCE CIRCUIT


Trace width 12 mil with 10 mil space. Place 0.1uF <1" to GMCH




			MICRO-STAR		
Title					
BROOKDALE-G GMCH2					
Size	Document Number				Rev
	MS-6555				40a
Date:	Wednesday, March 31, 2004		Sheet	7	of 27




GMCH DECOUPLING CAPACITOR




Place decoupling cap close to GMCH AGP Interface < 0.1"




Place decoupling cap close to GMCH Hub-Link Interface < 0.1"




Place decoupling cap close to GMCH DAC Interface < 0.1"




Place decoupling cap close to GMCH Core Logic Interface < 0.1"





Place decoupling cap close to GMCH CPU Interface < 250mil in the Vtt corridor



Place decoupling cap close to GMCH Memory Interface < 0.1", with 18 mil trach width



Place Bulk cap for Core Logic, AGP & Hub Link Interface




Place Bulk cap between GMCH & DIMM slot

Electrolytic CAP(470uF/16V)
Ripplecur = 310mA
Panasonic

Electrolytic CAP(1000uF/6.3V)
Ripplecur = 1050mA
Impedance = 50mΩ
Panasonic

MICRO-STAR		
Title		
Brookdale-G GMCH3		
Size	Document Number	Rev
	MS-6555	40a
Date:	Wednesday, March 31, 2004	Sheet 8 of 27






ICH4 PULL-UP/DOWN RESISTORS



The schematic diagram illustrates the VCC_AGP power plane. It features three main horizontal power rails: VCC_AGP at the top, HI_ISWING in the middle, and HUB_IREF at the bottom. Decoupling capacitors C165 (0.01u), C166 (X_0.1u), C167 (0.01u), and C168 (X_0.1u) are connected between the HI_ISWING and HUB_IREF rails. Capacitors C161 (104P) and R231 (226_1%) are connected between the VCC_AGP rail and the HI_ISWING rail. Resistors R228 (100_1%) and R229 (100_1%) are connected between the HUB_IREF rail and the HI_ISWING rail. All components are connected to ground.


The diagram shows the VCC3 power plane with several decoupling capacitors connected to various pins. The capacitors are labeled as follows:

- CB203: 104P, connected to Near U17 Pin H1
- CB202: X 104P, connected to Near U17 Pin M1
- CB201: 104P, connected to Near U17 Pin T1
- CB149: X 104P, connected to Near U17 Pin AC23
- CB165: 104P, connected to Near U17 Pin AC18
- CB191: 104P, connected to Near U17 Pin AC4
- CB180: X 104P, connected to Near U17 Pin A23



MICRO-STAR			
Title ICH4 OTHER			
Size	Document Number	MS-6555	
Date:	Wednesday, March 31, 2004	Sheet	10 of 27

W83627THF
Version:C (030A7C282012345UA)




Chassis Intrusion Header





DCDB#, DSRB#, CTSB#, RIB#






VCC5




VCC5




Firmware Hub (FWH)




FWH RESISTORS



PCB Mounting Holes




FWH DECOUPLING CAPACITORS




Place Cap. as Close to FWH< 350 mil


FWH INIT Signal Voltage Translation Block



PCB Fiducials



FWH write protect





BIOS_WP	BIOS_WP1
Flash Write Enable	OPEN (Default)
Flash Write Disable	SHORT

SIMULATION TRACE



Wake On Modem Header



MICRO-STAR

Title

FWH

Size

Document Number

MS-6555


ev	
----	--

Date: Wednesday, March 31, 2004

Sheet 12 of 27

SYSTEM MEMORY


7,14 DDRMD[0..63]





DDR DIMM
SOCKET

SLAVE ADDRESS = 1010000B

DDR1
N13-1840021
Close to North-Bridge




Keep the voltage divider within 1" of DIMM1.
Trace width 12 mil with 12 mil space.
Place 104pF Cap. near the DIMM



Place 104pF Cap. near the DIMM


7,14 DDRMD[0..63]



DDR DIMM
SOCKET


SLAVE ADDRESS = 1010010B

DDR2
N13-1840021



MICRO-STAR			
Title			
DDR DIMM1 & 2			
Size	Document Number	Rev	
	MS-6555	40a	
Date:	Wednesday, March 31, 2004	Sheet	13 of 27

DDR TERMINATORS




TERMINATION DECOUPLING



9Pcs doupling caps place between DDR1 and DDR2


MSI		MICRO-STAR	
Title DDR DAMPING			
Size	Document Number		Rev
	MS-6555		40a
Date:	Wednesday, March 31, 2004		Sheet 14 of 27

PCI SLOT 3 (PCI VER: 2.2 COMPLY)




```
IDSEL = AD18
MASTER = PREQ2
INTC#
```

PCI SLOT DECOUPLING CAPACITORS




Title			
PCI SLOT 1,2,3			
Size	Document Number		Rev
	MS-6555		40a
Date:	Wednesday, March 31, 2004	Sheet	15 of 27


SERIAL PORT 1




SERIAL PORT 2




PARALLAL PORT




PS2 KEYBOARD & MOUSE CONNECTOR




FLOPPY CONNECTOR






POWER CIRCUIT FOR USB PORT 0,1

POWER CIRCUIT FOR USB PORT 2,3




POWER CIRCUIT FOR USB PORT 0,1

POWER CIRCUIT FOR USB PORT 4,5





- * USB Trace width : 7.5 mils
- * USB Trace Spacing : 20 mils
- * Differential USB Signlas Trace, Spacing : 7.5 mils
- * USB Power Trace must be 50mils width


FRONT PANEL USB CONNECTOR FOR USB PORT 4,5




REAR PANEL USB CONNECTOR FOR USB PORT 0,1




Intel Front USB Header




LEGEND Front USB Header




FRONT PANEL USB CONNECTOR FOR USB PORT 2,3




BLACK



Intel Front USB Header




LEGEND Front USB Header



SELO	5VUSB
H	2 MOSFET
L	1 MOSFET


**S50# pin function(Hi level = 5V)
same as 5VUSB(Hi level = 12V)
5VUSB USE 2 MOSFET

to Solve MS-5 Can't Power Down(ATX Power-OK issue)



**INPUT 2 AND 3 MUST BE HI LEVEL WHEN USE OUTPUT 1 AND 2 FOR GPIO FUNCTION

Place close W83302D



I2C ADD = 0x5Eh

SEL1

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB

VCC5_SB

VCC3

VCC5

VCC3_SB


VCC5_SB

VCC3

VCC5



VCC3_SB

Level-Shifting




Place termination resistor as close as possible pi-filter

Place CLC Pi-Filter near VGA Connector




ESD Protection




		MICRO-STAR	
Title			
VGA CONNECTOR			
Size	Document Number		Rev
	MS-6555		40a
Date:	Wednesday, March 31, 2004	Sheet	22 of 27


ATX CONNECTOR




LEGEND FRONT PANEL-M




POWER LED




REGULATORS OUTPUT DECOUPLING CAPACITORS




CPU FAN




SYSTEM FAN



BUZZER



IDE LED



BOM:

- A.Audio---
- 1.DEL JAUDIO1(3-4), JAUDIO1(5-6)
- 2.ADD JAUDIO1(3-6)
- 3.DEL FB13
- 4.ADD C211(ALC655)
- 5.ADD R357, R361, C223
- B.LAN---
- 1.DEL JLAN1, JLAN1(1-2)
- C.I/O---
- 1.ADD RN76, RN77, R157
- 2.ADD CB94, CB136
- D.PS/2---
- 1.ADD L1, L2, L3, L4
- E.USB---
- 1.ADD L21, L22
- 2.DEL CB232
- F.LAN---
- 1.ADD C293
- G.PCI---
- 1.ADD CB157, CB226, CB182, CB225, CB229
- H.PWM---
- 1.Change C264, C271,C276
- 2.DEL C2
- 3.ADD C3
- I.APIC---
- 1.Change R184
- J.FWN---
- 1.DEL U19
- K.DDR VTT---
- 1.DEL C71, C53
- 3.ADD C56

Design:

- A.USB---
- 1.ADD USB Header for Legend
- B.S/B---
- 1.Change GPI 21 to GPIO 34
- C.Audio---
- 1.DEL C217, R358, R359
- 2.DEL CP11
- 3.Change CT32(EL) to C202(MLCC)
- 4.Change C243 Power Pin
- D.PCI---
- 1.ADD R200
- E.PWM---
- 1.DEL R519, R520
- 2.ADD R538
- F.COM2---
- 1.ADD RN71, R399
- G.I/O---
- 1.ADD L5, R152, CB96
- H.FWH---
- 1.ADD R360, BIOS_TBL1

Layout:

- A.USB---
- 1.Change USB1 USB2 PCB Footprint
- B.COM Port---
- 1.Change COM2 PCB Footprint
- C.AUDIO ---
- 1.ADD AD1888(U28) PCB Footprint

MICRO-STAR			
Title		DIAG LED	
Size	Document Number		Rev
Custom	MS-6555		40a
Date:	Wednesday, March 31, 2004		Sheet 24 of 27