

Cover Sheet	1
Block Diagram	2
AMD 462pins SocketA CPU - Signals	3
AMD 462pins SocketA CPU - Power	4
CRUSH11 - Host Signals	5
CRUSH11 - Memory Signals	6
CRUSH11 -AGP & LDT Signals	7
CRUSH11- Power & Manual	8
MCP - PCI & LDT Signals	9
MCP - CPU & IDE & LPC & MAC & USB Signals	10
LPC I/O - LPC47B367	11
AC97 Audio - AD1885	12
LAN & LPC Flash EEPROM	13
DDR System Memory	14
AGP 1.5V Slot & PCI Expansion Riser	15
PCI Slots	16
ATA33/66/100 IDE & Video Connectors	17
H/W Monitor & FAN & USB Connectors	18
PLL Delay & VID Select	19
ATX & Front Panel	20
System & LDT & DDR Regulators	21
VRM 9.2 - Intersil 6301	22
GPIO	23
Revision History 1 - 2	24 - 25

ZZTOP (MS-6553) *Version 0B* *10/16/2001 Update*

Nvidia (R) Crush11(nForce IGP 64) + MCP Chipset
AMD Althon/Duron/Palomino Socket 462 Processor

CPU:

AMD Althon/Duron/Palomino Socket 462 Processor

System Chipset:

Nvidia nForce IGP 64 (North Bridge)
MCP Wep (South Bridge)

On Board Chipset:

BIOS -- LPC EEPROM
AC'97 Codec -- AD1885
LPC Super I/O -- LPC47B367
LAN -- ICS1893AF

Expansion Slots:

AGP2.0 SLOT (1.5V) * 1
PCI2.2 SLOT * 3


Intersil PWM:

Controller: HIP6301
Driver: HIP6601 + HIP6602


Regulators

System : SC1544
DDR VTT: CM8500
LDT : IRU3037


 MICRO-STAR INT'L CO., LTD. H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang			
		Title COVER SHEET	
Size	Document Number	ZZTOP (MS-6553)	Rev 0B
Date:	Tuesday, October 16, 2001	Sheet	1 of 25



CPU VOLTAGE BLOCK




CPU DECOUPLING CAPACITORS




CPU PLL VOLTAGE BLOCK

(40mils trace / 60 mils space)




 MICRO-STAR INT'L CO., LTD. HW Project Leader : Andy Chen HW/Project Engineer : Prudence Wang	
Title	
AMD Socket462 CPU (Power)	
Size	Document Number
	ZZTOP (MS-6553)
Date:	Tuesday, October 16, 2001
Sheet	4 of 25
	Rev 0B


CRUSH 11 HOST SIGNALS




SYSTEM DATA-IN-CLK NOISE L/C BLOCK



REFERENCE VOLTAGE BLOCK



Crush 11 Decoupling Capacitors



BELONG TO CLKFWD GROUP[SADDIN] MATCH W/IN +/-10MILS OF GROUP 5/15, CLK:10/30

BELONG TO CLKFWD GROUP[SADDOUT] MATCH W/IN +/-10MILS OF GROUP 5/15, CLK:10/30




BELONG TO CLKFWD GROUP;MATCHED TO INDIVIDUAL CLKFWD GROUP

RESPECTIVELY.[SDATA0], [SDATA1], [SDATA2],[SDATA3] W/IN +/-10MILS OF GROUP


 MICRO-STAR INT'L CO., LTD. H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang			
Title Crush11 Host Signals			
Size	Document Number		Rev 0B
ZZTOP (MS-6553)			
Date:	Tuesday, October 16, 2001	Sheet	5 of 25

CRUSH 11 AGP & LDT SIGNALS

CRUSH 11 Strapping Resistors




Host Freq.	SBA1	SBA0
100MHz	0	1
133MHz	1	1





0 = Use values stored in ROM tables.
1 = AUTO detect by reading SBA[1:0]

FSB Set.	SBA2
ROM	0
AUTO	1



0 = "SAFE" mode table
1 = USER defined table

FSB Mode	SBA3
SAFE	0
AUTO	1




MICRO-STAR INT'L CO., LTD.
H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang

Title: Crush11 AGP & LDT Signals


Size: Document Number: ZZTOP (MS-6553) Rev: 0B

Date: Tuesday, October 16, 2001 Sheet: 7 of 25


CRUSH11 PART 4 Power and GND




Auto-BOM Manual Parts



Simulation



Mounting Holes




MICRO-STAR INT'L CO., LTD. H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang			
Title: Crush11 Power Signals			
Size:	Document Number:	ZZTOP (MS-6553)	
Date:	Tuesday, October 16, 2001	Sheet:	8 of 25

MCP PCI & LDT SIGNALS


MCP Decoupling Capacitors

MCP LDT SET Resistors




LDT_RST# R366 51RST


MCP PCI Clock Damping Resistors & Capacitors



PCI RESET LOGIC




MICRO-STAR INT'L CO., LTD. H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang			
Title			
MCP PCI & LDT Signals			
Size	Document Number		Rev
	ZZTOP (MS-6553)		0B
Date:	Tuesday, October 16, 2001	Sheet	9 of 25



Use surface mount caps placed closed as possible to power pins with short, wide direct connections.

Put in Solder

MCP PCI & LDT SIGNALS




MICRO-STAR INT'L CO., LTD.
H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang

Title: MCP CPU & IDE & LPC & MAC & USB Signals


Size: Document Number: ZZZTOP (MS-6553)

Date: Tuesday, October 16, 2001 Sheet 10 of 25


LPC SUPER I/O LPC47B367




SERIAL PORT 1




PARALLAL PORT




PS2 KEYBOARD & MOUSE CONNECTOR




LPC I/O STRAPPING RESISTOR




FLOPPY CONNECTOR



CMOS CLEAR



COPPER



		MICRO-STAR INT'L CO., LTD. H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang	
Title LPC SUPER I/O & CONNECTORS			
Size	Document Number	Rev	
	ZZTOP (MS-6553)	0B	
Date:	Tuesday, October 16, 2001	Sheet	11 of 25

The schematic diagram illustrates the LAN ICS1893AF interface. On the left, a microcontroller (U14) is shown with various pins connected to the LAN chip. The connections include:

- TX Path:** TXCLK (pin 34), TXEN (pin 38), TXD0 (pin 40), TXD1 (pin 41), TXD2 (pin 42), TXD3 (pin 43), COL (pin 44), CRS (pin 44), MDC (pin 27), MDIO (pin 26), REF_IN (pin 47), and REF_OUT (pin 46).
- RX Path:** RXCLK (pin 34), RXER (pin 35), RXDV (pin 31), RXD0 (pin 30), RXD1 (pin 29), RXD2 (pin 28), and RXD3 (pin 28).
- Control:** TP_RXP (pin 18), TP_RXN (pin 19), TP_TXP (pin 12), TP_TXN (pin 13), TP_CT (pin 10), P0AC (pin 1), P1CL (pin 3), P2LI (pin 4), P3TD (pin 6), P4RD (pin 8), 10#/100 (pin 15), 10TCSR (pin 16), 100TCSR (pin 16), and RESET# (pin 22).
- Power and Ground:** GND (pins 2, 5, 11, 17, 21, 23, 25, 26, 36) and VDD (pins 14, 20, 22, 33, 35, 45, 48).

On the right, the LAN ICS1893AF chip is shown with its pins connected to a PHY (Q25). The connections include:

- TX Path:** TXCLK (pin 34), TXEN (pin 38), TXD0 (pin 40), TXD1 (pin 41), TXD2 (pin 42), TXD3 (pin 43), COL (pin 44), CRS (pin 44), MDC (pin 27), MDIO (pin 26), REF_IN (pin 47), and REF_OUT (pin 46).
- RX Path:** RXCLK (pin 34), RXER (pin 35), RXDV (pin 31), RXD0 (pin 30), RXD1 (pin 29), RXD2 (pin 28), and RXD3 (pin 28).
- Control:** TP_RXP (pin 18), TP_RXN (pin 19), TP_TXP (pin 12), TP_TXN (pin 13), TP_CT (pin 10), P0AC (pin 1), P1CL (pin 3), P2LI (pin 4), P3TD (pin 6), P4RD (pin 8), 10#/100 (pin 15), 10TCSR (pin 16), 100TCSR (pin 16), and RESET# (pin 22).
- Power and Ground:** GND (pins 2, 5, 11, 17, 21, 23, 25, 26, 36) and VDD (pins 14, 20, 22, 33, 35, 45, 48).

The PHY (Q25) is connected to the LAN chip via a 10kΩ resistor (R271) and a 10kΩ resistor (R272). The PHY is also connected to a 3VDUAL supply via a 10kΩ resistor (R271) and a 10kΩ resistor (R272).

[illegible]

Active LED Block

The diagram illustrates an Active LED Block circuit. It features a PNP transistor, Q24 (PNP-3906LT1-S-SOT23), with its emitter connected to a 3V DUAL supply. The base of the transistor is connected to a 4.7K resistor (R262), which is in turn connected to a P0AC input. The collector of the transistor is connected to a 4K resistor (R235), which is connected to a LINK ACT+ input. The transistor is also connected to a LINK ACT- input.

MDIO Strapping

MII MDIO ——— R289 ——— 1.5K ——— 3VDDUAL
 | X 10K
 | / \
 | \ /
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X
 | \ /
 | / \
 | X 10K
 | \ /
 | / \
 | X

PHY Address Starring

PHY Address = 00001

LAN EEPROM

U30

24C02S

3V3DUAL

1 2 3 4 5 6 7 8 9 10

A0 A1 A2 VSS VCC WP SCL SDA

3V3DUAL

SMBCLK1 (10,16)

SMBDATA1 (10,16)

LAN Decoupling Capacitors

LPC Flash EEPROM

The schematic diagram shows the LPC Flash EEPROM (U27) with the following connections:

- Pin 1 (NC):** Connected to PCIRST#1 (9).
- Pin 2 (RESET#):** Connected to BIOS_P# (11).
- Pin 3 (GP13):** Connected to F GP13.
- Pin 4 (GP12):** Connected to F GP12.
- Pin 5 (GP11):** Connected to F GP11.
- Pin 6 (GP10):** Connected to F GP10.
- Pin 7 (GP10):** Connected to BIOS_P# (11).
- Pin 8 (RESVD):** Connected to BIOS_P# (11).
- Pin 9 (RESVD):** Connected to BIOS_P# (11).
- Pin 10 (RESVD):** Connected to BIOS_P# (11).
- Pin 11 (RESVD):** Connected to BIOS_P# (11).
- Pin 12 (RESVD):** Connected to BIOS_P# (11).
- Pin 13 (RESVD):** Connected to BIOS_P# (11).
- Pin 14 (LAD0):** Connected to LPC_AD0 (10,11).
- Pin 15 (LAD1):** Connected to LPC_AD1 (10,11).
- Pin 16 (LAD2):** Connected to LPC_AD2 (10,11).
- Pin 17 (GND):** Connected to GND.
- Pin 18 (LAD3):** Connected to LPC_AD3 (10,11).
- Pin 19 (RESVD):** Connected to GND.
- Pin 20 (RESVD):** Connected to GND.
- Pin 21 (RESVD):** Connected to GND.
- Pin 22 (LFRAM#):** Connected to GND.
- Pin 23 (INIT#):** Connected to INIT#.
- Pin 24 (VDD):** Connected to VCC3.
- Pin 25 (GND):** Connected to GND.
- Pin 26 (NC):** Connected to GND.
- Pin 27 (NC):** Connected to GND.
- Pin 28 (MODE):** Connected to MODE.
- Pin 29 (MODE):** Connected to MODE.
- Pin 30 (CLK):** Connected to ROMPCLK (9).
- Pin 31 (VDD):** Connected to VCC3.
- Pin 32 (F GP14):** Connected to F GP14.

A power supply section shows VCC3 connected to the circuit through capacitors C522 (0.1u) and C524 (0.1u).

EEPROM Strapping Resistors

Interface MODE Selection		
HIGH	Programmer mode	
LOW	LPC mode	Default

BIOS PROTECT BLOCK

VCC3

R479
1K

JBIOS1

BIOS P#

1
2
X_VJ102

BIOS Update Config.		
HIGH	Un_protected	
LOW	Protected	Default

MICRO-STAR INT'L CO., LTD.
 HW Project Leader : Andy Chen
 HW Project Engineer : Prudence Wang

Title
LAN ICS1893AF & LPC Flash EEPROM

Rev
 0B


Size Document Number
ZZTOP (MS-6553)

Rev
 0B


Date: **Tuesday, October 16, 2001**

Sheet **13** of **25**


DDR DIMM1




DDR DIMM2



DDR Terminational Resistors



DECOUPLING CAPACITORS



Place these decoupling capacitors close to VTT_DDR termination resistors.

One decoupling capacitor for each R-pack.


MICRO-STAR INT'L CO., LTD.
H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang

Title: **DDR DIMM 1 & 2**



Size: **Document Number** **ZZTOP (MS-6553)** **Rev** **0B**

Date: **Tuesday, October 16, 2001** Sheet **14** of **25**

VCC5 = 60mils trace / 15 mils space



Place these resistors between PCI and AGP slot






Title				H/W Project Engineer : Prudence Wang			
AGP 1.5V SLOT & PCI RISER							
Size	Document Number						Rev
	ZZTOP (MS-6553)						0B
Date:	Tuesday, October 16, 2001			Sheet	15	of	25

PCI SLOT 1 (PCI VER: 2.2 COMPLY)

PCI SLOT 2 (PCI VER: 2.2 COMPLY)

PCI SLOT 3 (PCI VER: 2.2 COMPLY)




IDSEL = AD22
MASTER = PREQ#0
PIRQ#A


IDSEL = AD23
MASTER = PREQ#1
PIRQ#D

IDSEL = AD24
MASTER = PREQ#2
PIRQ#C

PCI PULL-UP / DOWN RESISTORS



PCI SLOT DECOUPLING CAPACITORS




MICRO-STAR INT'L CO., LTD.
HW Project Leader : Andy Chen
HW Project Engineer : Prudence Wang

Title: PCI 1 & 2 & 3 Slots


Size: Document Number: ZZTOP (MS-6553) Rev: 0B

Date: Tuesday, October 16, 2001 Sheet: 16 of 25


PLL Delay Block









32.768KHz Clock Block



14.318MHz Clock Block




VID Selector Block



MICRO-STAR INT'L CO., LTD.

H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang

Title		H/W Project Engineer : Prudence Wang	
PLL Delay & VID Selector			
Size	Document Number		Rev
	ZZTOP (MS-6553)		0B
Date:	Tuesday, October 16, 2001	Sheet	19 of 25




STATE	S0	S1	S3	S4/S5
P_LED	Green	Red	Red	DARK
S_LED (Yellow)	DARK	BRIGHT	BRIGHT	DARK



MICRO-STAR INT'L CO., LTD.

H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang

Title	ATX Connector & Front Panel		
Size	Document Number	ZZTOP (MS-6553)	
Date	Tuesday, October 16, 2001	Sheet	20 of 25



MCP

GPIO Pin	Type	Function
GPIO 0	I	PCI_REQ#4 (multifunction pin)
GPIO 1	O	PCI_GNT#4 (multifunction pin)
GPIO 2	I/O	PCI_PERR# (multifunction pin)
GPIO 3	I	PCI_IRQ#E (multifunction pin)
GPIO 4	I	MII_RXER (multifunction pin)
GPIO 5	I	Pull up through 8.2K ohms (LPC_DRQ#1)
GPIO 6	I	USB_OC2# (multifunction pin)
GPIO 7	I	USB_OC2# (multifunction pin)
GPIO 8	I	USB_OC2# (multifunction pin)
GPIO 9	I	USB_OC3# (multifunction pin)
GPIO 10	I	USB_OC3# (multifunction pin)
GPIO 11	I	AC_SDIN1 (multifunction pin)
GPIO 12	I	A20GATE (multifunction pin)
GPIO 13	I	Pull up through 10K ohms (SPDIF)
GPIO 14	I	AUD_DET# (multifunction pin)
GPIO 15	I/O	Unused
GPIO 16	I/O	Unused
GPIO 17	I	Pull up through 8.2K ohms (PRDY#)
GPIO 18	I/O	Unused
GPIO 19	I/O	Unused
GPIO 20	O	SLP_S1# (multifunction pin)
GPIO 21	I	SIO_SMI# (multifunction pin)
GPIO 22	I	THERM# (multifunction pin)
GPIO 23	I	INTRUDER#
GPIO 24	I/O	RI# (multifunction pin)
GPIO 25	I/O	KBRST# (multifunction pin)
SPIO 0	I/O	SM_CLK0 (multifunction pin)
SPIO 1	I/O	SM_DATA0 (multifunction pin)
SPIO 2	I/O	SM_CLK1 (multifunction pin)
SPIO 3	I/O	SM_DATA1 (multifunction pin)
SPIO 4	I/O	DDC_CLK (multifunction pin)
SPIO 5	I/O	DDC_DATA (multifunction pin)
SPIO 6	I	Pull up through 4.7K ohms (SMB_ALERT#)

Flash ROM

GPIO Pin	Type	Function
GPI 0	I	Pull down through 1K ohms (unused)
GPI 1	I	Pull down through 1K ohms (unused)
GPI 2	I	Pull down through 1K ohms (unused)
GPI 3	I	Pull down through 1K ohms (unused)
GPI 4	I	Pull down through 1K ohms (unused)

DDR DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 2	1010010B	MCLK_A0/MCLK_A0# MCLK_A1/MCLK_A1# MCLK_A2/MCLK_A2#
DIMM 1	1010001B	MCLK_B0/MCLK_B0# MCLK_B1/MCLK_B1# MCLK_B2/MCLK_B2#

BIOS Protect Config.	
BIOS Un_Protected	1
BIOS Protected	0

PCI Config.

DEVICE	MCP1 INT Pin	REQ# / GNT#	IDSEL	CLOCK	CLK GEN PIN OUT
PCI Slot 1	INTA# INTB# INTC# INTD#	PCI_REQ#0 PCI_GNT#0	AD22	PCICLK0	MCP/AB20 (PCI_CLK0)
PCI Slot 2	INTD# INTA# INTB# INTC#	PCI_REQ#1 PCI_GNT#1	AD23	PCICLK1	MCP/AB18 (PCI_CLK1)
PCI Slot 3	INTC# INTD# INTA# INTB#	PCI_REQ#2 PCI_GNT#2	AD24	PCICLK2	MCP/AB12 (PCI_CLK2)

LPC Super I/O

GPIO Pin	Type	Function
GPIO 14	I	CHASSIS_ID0
GPIO 15	I	CHASSIS_ID1
GPIO 86	I/O	Unused
GPIO 16	I/O	Unused
GPIO 23	I	BOARD_ID0
GPIO 70	I	BOARD_ID1
GPIO 65	I	USB_SENS
GPIO 60	I/O	Unused
GPIO 61	I/O	Unused
GPIO 43	I/O	Unused
GPIO 10	I	VERSION_ID0
GPIO 11	I	VERSION_ID1
GPIO 12	I	CPU_FAN
GPIO 27	I	HM_INIT#
GPIO 16	I/O	Unused
GPIO 17	I/O	Unused
GPIO 24	I/O	SIO_ADDR
GPIO 20	I/O	Primary IDE ATA66/100 detection (ATADET0)
GPIO 21	I/O	Secondary IDE ATA66/100 detection (ATADET1)
GPIO 44	I/O	Unused
GPIO 45	I/O	Unused
GPIO 33	I/O	FDD_DET
GPIO 74	I/O	PHY Disable
GPIO 50	I/O	Unused
GPIO 51	I/O	Unused
GPIO 52	I/O	Unused
GPIO 53	I/O	Unused
GPIO 54	I/O	Unused
GPIO 55	I/O	Unused
GPIO 56	I/O	Unused
GPIO 57	I/O	Unused
GPIO 35	I/O	Unused
GPIO 34	O	BIOS Protect
FAN_TACH4	I	Unused



MICRO-STAR INT'L CO., LTD.

H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang

Title	General Purpose Spec		
Size	Document Number	ZZTOP (MS-6553)	Rev 0B
Date:	Tuesday, October 16, 2001	Sheet 23 of 25	

