

Cover Sheet	1
Block Diagram	2
Power Delivery Map	3
GPIO Spec.	4
Clock ICS94208 & ATA100 IDE CONNECTORS	5
mPGA478-B INTEL CPU Sockets	6 - 7
INTEL Brookdale MCH -- North Bridge	8 - 9
INTEL ICH2 -- South Bridge	10 - 11
LPC I/O W83627HF	12
AC'97 Codec	13
Audio Amp TL072 & GAME	14
FWH -- BIOS & CNR RISER	15
DDR DIMM1,2	16
DDR DAMPING	17
DDR TERMINATION & DDR 2.5V POWER	18
AGP 4X SLOT (1.5V)	19
PCI SLOT 1 & 2 & 3	20
Front Panel & Connectors	21
USB & FAN Connectors	22
CPU_VID CONTROL	23
Votlage Regulator	24
HIP6301V CPU Power (PWM)-VRM9.0	25
IO Connectors	26
Realtek RTL8100(L) LAN	27
JUMPER SETTING	28
MANUAL	29
	30

MS-6552 (LEGEND)

Version 0A

1002

INTEL (R) Brookdale Chipset
Willamette/Northwood 478pin mPGA-B Processor Schematics


CPU:
Willamette/Northwood mPGA-478B Processor

System Brookdale Chipset:
**INTEL MCH (North Bridge) +
INTEL ICH2 (South Bridge)**

On Board Chipset:
BIOS -- FWH
LPC Super I/O -- W83627HF
Clock Generation -- ICS94208


Expansion Slots:
AGP2.0 SLOT * 1
PCI2.2 SLOT * 3
CNR SLOT * 1

Micro-Star	Title MS-6552	Rev 0A
Document Number	Cover Sheet	
Last Revision Date: Monday, October 01, 2001	Sheet	1 of 35



Micro-Star	Title MS-6552	Rev 0A
Document Number Block Diagram		
Last Revision Date: Wednesday, September 05, 2001		Sheet 2 of 35

Power Delivery Map



Micro-Star	Title MS-6552	Rev 0A
Document Number Power Delivery Map		
Last Revision Date: Wednesday, September 05, 2001		Sheet 3 of 35

General Purpose I/O Spec.


ICH2

GPIO Pin	Type	Function
GPIO 0	I	Non Connect
GPIO 1	I	Non Connect
GPIO 2~4	I	Not Implemented
GPIO 5	I	Non Connect
GPIO 6	I	AC97 Enabled/Disabled
GPIO 7	I	None
GPIO 8	I	LAN Wake Up
GPIO 9	I	AC'97 Serial Data In
GPIO 10	I	Non Connect
GPIO 11	I	Non Connect
GPIO 12	I	External SMI
GPIO 13	I	LPC PME
GPIO 14~15	I	Not Implemented
GPIO 16	O	Non Connect
GPIO 17	O	Non Connect
GPIO 18	O	Not Implemented
GPIO 19	O	Not Implemented
GPIO 20	O	Non
GPIO 21	O	Not Implemented
GPIO 22	O	Non
GPIO 23	OD	BIOS Locked/Unlocked
GPIO 24	O	Non
GPIO 25	O	Non
GPIO 26	O	Non
GPIO 27	I/O	Non
GPIO 28	I/O	Non
GPIO 29~31	I/O	Not Implemented


FWH

GPIO Pin	Type	Function
GPI 0	I	ATA IDE 1 Detect
GPI 1	I	ATA IDE 2 Detect
GPI 2	I	Reserved
GPI 3	I	Reserved


DEVICE	ICH INT Pin	IDSEL
PCI Slot 1	INTA# INTB# INTC# INTD#	AD16
PCI Slot 2	INTB# INTC# INTD# INTA#	AD17
PCI Slot 3	INTC# INTD# INTA# INTB#	AD18
PCI Audio	INTD#/INTE# INTA# INTB# INTC#	AD23
PCI Lan	INTC#/INTF# INTD# INTA# INTB#	AD22



CPU SIGNAL BLOCK





CPU GTL REFERENCE VOLTAGE BLOCK




CPU STRAPPING RESISTORS



ALL COMPONENTS CLOSE TO CPU




Micro-Star	Title MS-6552	Rev 0A
Document Number INTEL mPGA478-B CPU1		
Last Revision Date: Wednesday, September 19, 2001		
Sheet 6 of 35		




MCH REFERENCE VOLTAGE




MCH DECOUPLING CAPACITOR




ICH2 PCI / HUB LINK / CPU / LAN / INTERRUPT SIGNALS




ICH2 DECOUPLING CAPACITORS



Place one 0.1U/0.01U pair in each corner and 2 on opposite sides close to ICH2 if it fit



Distribute near the 1.8V power pin of the ICH2




Distribute near the VCC1_8SB Power pin of the ICH2


ICH2 SMI# SIGNAL



ICH2 STRAPPING RESISTORS




ICH2 REFERENCE VOLTAGE



Place Cap. as Close as possible to ICH2
Trace width use 15 mils and 15mils space

Micro-Star	Title MS-6552	Rev 0A
Document Number	Brookdale ICH2 PCI	
Last Revision Date: Wednesday, September 12, 2001	Sheet	10 of 35

ICH2 DECOUPLING CAPACITOR



RTC BLOCK

JBAT1 Clear CMOS	
1 - 2	Normal
2 - 3	Clear CMOS

JBAT1 VJ103

RTCST#

VBIAS

RTCX1

RTCX2

PROCHOT BLOCK

ICH2 STRAPPING RESISTORS

PD IORDY R133 4.7K VCC3

SD IORDY R224 4.7K VCC3

PD DREQ R97 5.6K

SD DREQ R225 5.6K

INTRUDER# R280 10K RTC_VCC

RSMRST# R365 10K

SPKR R260 X 10K

PWR_GD R273 8.2K

THRM# R345 10K VCC3

VRM_GD R216 X 10K VCC3

SIO PME# R377 4.7K VCC3_SB

RING# R367 8.2K

RSMRST# R366 1K

PWRBTN# R329 X 10K

SM LNK0 1 X 2 VCC3_SB

SM LNK1 3 X 4

BATLOW# 5 X 6

EXTSM# 7 X 8


SLP S3# 1 X 2 VCC3_SB

SMB ALERT 3 X 4

GP23 1 X 2 VCC3




GP7 3 X 4

<i>Micro-Star</i>	Title	<i>MS-6552</i>	Rev	<i>0A</i>
Document Number		Brookdale ICH2 Other		
Last Revision Date: Wednesday, September 12, 2001		Sheet	11	of 35



TMP VREF R163 30K CPU TMPA

VCC3
0



Stuff all for D version bug




Pinout diagram for the IR1 module:

- Pin 1: VCC5
- Pin 3: IRRX
- Pin 4: IRTX
- Pin 5: Ground

AD1881A & AD1885 CONFIG		
PIN	AD1881A	AD1885
40	NC	GND
42	GND	NC
43	NC	+5VR
44	NC	GND


AD1881A AC97 CODEC




AD1881A S/W Audio Components List:

U22:AD1881A CODE
R390:33ohm
C205,CB204,CB194,C190,CB202:104P
CT40:ELSI0U/16V-B
C195,C201,C218:105P/0805
C202:104P
C200:473P
R391:10M
X3:24.576MHZ
C191,C192:22P
C193,C194:270P


AUDIO CODE CRYSTAL CIRCUIT





DECOUPLING CAPACITOR



AUDIO CODE REGULATORS




AUDIO CODE CD / AUX / MODEM IN HEADERS




Micro-Star	Title MS-6552	Rev 0A
Document Number	AC97 CODEC AD1885	
Last Revision Date: Thursday, September 27, 2001	Sheet	13 of 35


SPEAKER OUT CIRCUIT




CD PANEL PLAY WITHOUT PC POWER_ON




SPEAKER OUT JACK




FOR MSI INTERNAL HEADER



FOR LEGEND




GAME/MIDI CONNECTOR




Micro-Star	Title	MS-6552	Rev	0A
Document Number	Audio Amp TL072 & GAME			
Last Revision Date:	Thursday, September 27, 2001	Sheet	14	of 35

Firmware Hub (FWH)




J7 BIOS Update	
SHORT	Locked
OPEN	Unlocked *


FWH INIT Signal Voltage Translation Block




FWH RESISTORS




FWH DECOUPLING CAPACITORS




CNR RISER




JP3	AUDIO DOWN
1 - 2	Auto mode
2 - 3	Disabled onboard audio codec





NEAR ICH2




Micro-Star	Title	Rev
MS-6552		0A
Document Number	FWH & CNR	
Last Revision Date:	Wednesday, September 12, 2001	Sheet 15 of 35



DDR TERMINATION




DDR POWER



<i>M i c r o - S t a r</i>	Title	<i>MS-6552</i>	Rev	<i>0A</i>
Document Number		DDR TERMINATION & POWER		
Last Revision Date: Wednesday, September 19, 2001		Sheet	18	of 35

AGP UNIVERSAL 2X/4X SLOT(AGP VER:2.0 COMPLY)

VCC5 = 60mils trace / 15 mils space




VREF_GC:form
the chipset
to the
graphics
controller

AGP Slot Imax
VCC_AGP 8.0A
VCC3 6.0A
VCC12 1.0A
VCC5 2.0A

INTA#
INTB#


VREF_GC:form
the graphics
controller to
the chipset

AGP SIGNAL REFERENCE CIRCUIT




NEAR AGP SLOT

AGP TERMINATION RESISTORS




LESS 10MILS STUB TRACE LENGTH MUST BE FOLLOWING
Place these resistors between PCI and AGP slot

AGP SLOT DECOUPLING CAPACITORS




Micro-Star	Title MS-6552	Rev 0A
Document Number	AGP Slot	
Last Revision Date: Wednesday, September 26, 2001	Sheet	19 of 35


Brookdale FRONT PANEL-M




SPEAKER




POWER BUTTON



ATX CONNECTOR




LEGEND POWER SWITCH




LEGEND DUAL

- + GREEN
- YELLOW
- S0:STEADY GREEN
- S1:GREEN BLINKING
- S3:STEADY YELLOW
- S4/S5:OFF




Micro-Star	Title MS-6552	Rev 0A
Document Number Front Panel & Connector		
Last Revision Date: Thursday, September 27, 2001		Sheet 21 of 35


BACK PANEL USB CONNECTOR FOR USB PORT 0,1




FRONT PANEL USB CONNECTOR FOR USB PORT 2,3




POWER CIRCUIT FOR USB PORT 0,1




POWER CIRCUIT FOR USB PORT 2,3




CPU FAN



SYSTEM FAN



ATX PSU FAN ON/OFF CONTROL




Micro-Star	Title	MS-6552	Rev	0A
Document Number	USB & FAN Connectors			
Last Revision Date:	Wednesday, September 12, 2001			
Sheet	22	of	35	



6 CHANNEL CONTROLLER

AD1881A S/W CODEC COMPONENTS LIST:


R217:0ohm
C160, R238, C163, R249, U16, C133, R382, R379:X



VCC_VID / VID_GOOD



Micro-Star	Title	MS-6552	Rev	0A
Document Number				
VID & 6 CHANNEL CONTROL				
Last Revision Date:				
Wednesday, September 12, 2001			Sheet	23 of 35

[illegible]

1.8V STANDBY POWER TRANSLATOR

(40mils trace / 20 mils space)

VCC3_SB

VR3
VLT10875-0.8A

VIN VOUT

ADJ

C137 104P

C159 104P

R252 432

R259 200

C144 100P

C147 104P

VCC1_8SB

CT35
ELS47U/16V-C

[illegible]

NOTE2 --- DIMM
S0 STATE --- $2.0A * 3 = 6.0A$ ---> VCC3
S1/S3 STATE --- $200mA * 3 = 600mA$ ---> VCC3 SE
VCC3 SB --> $600mA * 3.3V/5V = 396mA$ --> VCC5 SE

Power	S0	S1	S3/S4/S5
1.8V	300mA	100mA	N/A
1.8V_LAN	36mA	28mA	N/A
VCC1_8SB	45mA	30mA	7mA
VCC3	410mA	5mA	N/A
VCC3+562ET	230mA	210mA	N/A
VCC3_SB	25mA	0.6mA	N/A

REGULATORS OUTPUT DECOUPLING CAPACITORS

VCC1_8

CT32
1000U/6.3V-A
CB155
100P
CB87
10P

VCC5_SB

CT20
470U/16V
CB8
104P
CB33
105P

VCC_DIMM

CT4
1000U/6.3V-A
CB77
104P
CB36
105P

VCC5_STR

CT4
1000U/6.3V-A
CB2
104P
CB19
104P

VCC3_SB

CT41
1000U/6.3V-A
CB163
104P
CB87
105P
CB6
104P
CB5
104P

VCC3

CB91
104P
CB63
105P
CB5
104P


VCC_AGP

CT29
1000U/6.3V-A
CB1
104P

VCC5

CT31
1000U/6.3V-A
CB159
104P

Micro-Star	MS-6552	Rev 0A
Document Number		
Voltage Regulator		
Last Revision Date: Wednesday, September 26, 2001		Sheet 24 of 35




VID4	VID3	VID2	VID1	VID0	VDC(V)
1	1	1	1	0	1.100
1	1	1	0	1	1.125
1	1	1	0	0	1.150
1	1	0	1	1	1.175
1	1	0	1	0	1.200
1	1	0	0	1	1.225
1	1	0	0	0	1.250
1	0	1	1	1	1.275
1	0	1	1	0	1.300
1	0	1	0	1	1.325
1	0	1	0	0	1.350
1	0	0	1	1	1.375
1	0	0	1	0	1.400
1	0	0	0	1	1.425
1	0	0	0	0	1.450
0	1	1	1	1	1.475


VID4	VID3	VID2	VID1	VID0	VDC(V)
0	1	1	1	0	1.500
0	1	1	1	0	1.525
0	1	1	0	0	1.550
0	1	0	1	1	1.575
0	1	0	1	0	1.600
0	1	0	0	1	1.625
0	1	0	0	0	1.650
0	0	1	1	1	1.675
0	0	1	1	0	1.700
0	0	1	0	1	1.725
0	0	1	0	0	1.750
0	0	0	1	1	1.775
0	0	0	1	0	1.800
0	0	0	0	1	1.825
0	0	0	0	0	1.850
1	1	1	1	1	OFF

VID PULL-UP RESISTORS


HIP6301V DON'T NEED PULL HIGH
HIP6301 NEED PULL HIGH



PWM GOOD




ATX12V POWER CONNECTOR




Micro-Star	Title MS-6552	Rev 0A
Document Number	VRM 9.0	
Last Revision Date: Monday, October 01, 2001	Sheet	25 of 35


SERIAL PORT 1




MODEM RING BLOCK




LAN WAKEUP BLOCK




SERIAL PORT 2




PS2 KEYBOARD & MOUSE CONNECTOR




PARALLAL PORT



FLOPPY CONNECTOR





ESD





Micro-Star	Title	MS-6552	Rev	0A
Document Number		IO Connector / ESD		
Last Revision Date: Wednesday, September 12, 2001		Sheet	26	of 35

REALTEK 8100(L) LAN



DE-COUPLE CAPS OF RTL8100 MUST BE
PLACED AS CLOSE TO CHIP AS POSSIBLE.



JLAN1	LAN SELECT
1-2	ENABLED
2-3	DISABLED







Micro-Star	Title MS-6552	Rev 0A
Document Number Realtek RTL8100 LAN		
Last Revision Date: Wednesday, September 12, 2001		Sheet 27 of 35

Jumper Setting

Jumper	Description
JBAT1	CLEAR CMOS
1-2	NORMAL (Default)
2-3	CLEAR CMOS
IR1	IR HEADER
CD_IN1	CDROM HEADER (ATAPI)
MDM_IN1	TELEPHONY HEADER (ATAPI)
JP1	CNR RISER CODEC SELECT HEADER
1-2	AUTO MODE (Default)
2-3	PRIMARY AUDIO CODEC ONBOARD

PCB OTHER COMPONENT

SIMULATION TRACE



Micro-Star	Title	MS-6552	Rev	0A
	Document Number	MANUAL		
	Last Revision Date:	Wednesday, September 26, 2001	Sheet	29 of 35

Pentium 4 Processor /Northwood mPGA 478



Source Synchronous Signal Group and the Associated Strobes

Signals	Associated Strobe
REQ[4:0],A[16:3]#	ADSTB0#
A[31:17]#	ADSTB1#
D[15:0]#,DBI0#	DSTBP0#,DSTBN0#
D[31:16]#,DBI1#	DSTBP1#,DSTBN1#
D[47:32]#,DBI2#	DSTBP2#,DSTBN2#
D[63:48]#,DBI3#	DSTBP3#,DSTBN3#

Signals	Length	Inaccuracy
Data	2.0" to 10.0"	+/- 100 mil
Address	2.0" to 10.0"	+/- 200 mil
Strobe	2.0" to 10.0"	+/- 25 mil
Clock	2.0" to 10.0"	Don't need

* Delta=(CPU_pkglen.net-CPUpkglen.strobe)+(CS_pkglen.net-CS_pkglen.strobe)
Trace : 7 mil width 13mil space


Miscellaneous Signals



AGP

1X Timing group	2X/4X Timing group	SIGNALS	Maximum Length	Width	Space	Dismatch Length	Relative to
AGPCLK PIPE# RBF# WBF# ST[2..0] GFRAME# GIRDY# GTRDY# GSTOP# GDEVSEL# GREQ# GGNT# GPAR	SET#1 GAD[15..0] GC_BE#[1..0] GAD_STB0 GAD_STB0# SET#2 GAD[31..16] GC_BE#[3..2] GAD_STB1 GAD_STB1# SET#3 SBA[7..0] SB_STB SB_STB#	1X Timing group 2X/4X Timing group SET#1 2X/4X Timing group SET#2 2X/4X Timing group SET#3 2X/4X Timing group SET#1 2X/4X Timing group SET#2 2X/4X Timing group SET#3	7.5" 7.25" 7.25" 7.25" 6" 6" 6"	5 mil 5 mil 5 mil 5 mil 5 mil 5 mil 5 mil	5 mil 20 mil 20 mil 20 mil 15 mil 15 mil 15 mil	X +/- 0.125" +/- 0.125" +/- 0.125" +/- 0.25" +/- 0.25" +/- 0.25"	X GAD_STB0 GAD_STB0# GAD_STB1 GAD_STB1# SB_STB SB_STB# GAD_STB0 GAD_STB0# GAD_STB1 GAD_STB1# SB_STB SB_STB#

Micro-Star	Title MS-6552	Rev 0A
Document Number	Revision History - 1	
Last Revision Date: Wednesday, September 12,2001	Sheet 30	of 35




SDRAM Routing Guidelines

5.Feedback - RDCLK0,RDCLKIN routing rule

2 or 3 DIMM feedback layout guideline

Signal	Length	Width	Trace Spacing
Trace L	50 mils	7 mil	5 mil



DDR-SDRAM Routing Guidelines

1.DDR bus reference plane stack-up

PCB Layer	Description
Layer 1	Signal
Layer 2	Ground Flood
Layer 3	Ground
Layer 4	Power / Signal

*All the memory bus signals must be referenced to GND


2.DDR signal groups

Group	Signals
Data	SDQ[63:0], SCB[7:0], SDQS[8:0]
Command	SMA[12:0], SBS[1:0], SRAS#, SCAS#, SWE#
Control	SCKE[3:0], SCS#[3:0]
Clock	SCK[5:0], SCK#[5:0]
Feedback	RCVENOUT#, RCVENIN#


3. SDQ[63:0], SCB[7:0], SDQS[8:0], SCK/SCK#[5:0] routing rule

Signal	Length A	Length B	Length C	Length D	Length E	Width	Spacing	Routing Layer
SDQ[63:0] SCB[7:0] SDQS[8:0] (Note1)	Package length	2.0" - 5.0"	Max = 0.5"	0.3" - 0.5"	0.1" - 0.8"	5 mil	(Note2)	Top
	DIMM 1 = A + B + C = X							
	DIMM 2 = A + B + C + D = X + D							
SCK/SCK#[2:0]	Package length	B+C+2" <= Length F <= B+C+1"	None	None	None	5 mil	(Note4)	Bottom
		2.0" - 6.5"						
	DIMM 1 = A + F = X + 1" to X + 2"							
SCK/SCK#[5:3] (Note3)	Package length	B+C+D+2" <= Length G <= B+C+D+1"				5 mil	(Note4)	Bottom
		2.5" - 7.0"						
	DIMM 2 = A + G = X + D + 1" to X + D + 2"							

* Package length see Table - 4



SCK[5:0] layout guideline



Note1:Each data and strobe signal group must be length matching +/- 25 mils

SDQS[X] = +/- 25 mils SDQ[X]/SCB[X] group length

Signals	Associated Strobe
SDQ[7:0]	SDQ0
SDQ[15:8]	SDQ1
SDQ[23:16]	SDQ2
SDQ[31:17]	SDQ3
SDQ[39:32]	SDQ4
SDQ[47:40]	SDQ5
SDQ[55:48]	SDQ6
SDQ[63:56]	SDQ7
SCB[7:0]	SDQ8

Note2:Trace spacing normally = 12 mils and through between DIMM 2 pin = 7 mils, but breakout form MCH ball = 5 mils width with 7mils spacing for a max of 350mils

Note3:

* SCK[X] length = SCK#[X] length

* SCK/SCK#[2:0] routed to DIMM 0 are equal in length, and SCK/SCK#[5:3] routed to DIMM 1 are equal in length

Note4:

* Between the pair differential clock 2 signal trace spacing = 7 mils

* Differential Trace with 2.5V copper flood spacing = 10 mils minimum

* Serpentine spacing = 20 mils minimum

* Differential signals breakout form MCH = 5 mil width with 7 mil differential spacing and 7 mil isolation spacing from another signal for a max of 350 mils


Note5:Data group signal can NOT placed within the same RPACK's(series and parallel resistor packs) as the command or control group signal

Micro-Star	Title MS-6552	Rev 0A
Document Number	DDR Layout Guideline1	
Last Revision Date: Wednesday, September 12,2001	Sheet	of

DDR-SDRAM Routing Guidelines

4. SCKE[3:0], SCS#[3:0] routing rule

DIMM 0					
Signal	Length F	Length G	Length H	Length I	Width
SCS#[1:0] SCKE[1:0] (Note1)	Max = 40 mils	2.0" - 3.5"	Max = 500 mils (Note2)	0.4" - 1.3"	5 mils
Total lenght	DIMM0 SCK/SCK#[2:0] length = X" DIMM0 SCS#/SCKE length = F + G + H = X"- 1"				
DIMM 1					
Signal	Length F	Length G	Length J	Length K	Width
SCS#[3:2] SCKE[3:2] (Note1)	Max = 40 mils	2.0" - 3.5"	Max = 1" (Note2)	0.1" - 0.8"	5 mils
Total lenght	DIMM1 SCK/SCK#[5:3] length = Y" DIMM1 SCS#/SCKE length = F + G + J = Y"- 1"				



Note1:


- *Trace spacing normally = 12 mils and through between DIMM 2 pin or DIMM to Rtt = 7 mils, but breakout form MCH ball = 5 mils width with 7mils spacing for a max of 350mils
- *Trace with 2.5V copper flood spacing = 7 mils minimum
- *Isolation spacing form another group signal spacing = 20 mils minimum
- *Control signals breakout form MCH = 5 mil width with 7 mil spacing for a max of 350 mils

Note2: This purpose prevent break form DIMM0 bottom size 2.5V copper flood to MCH power plane

Note3: Control group signal can NOT placed within the same parallel resistor packs as the command or data group signal

5. SMA[12:0], SBS[1:0], SRAS#, SCAS# routing rule

Signal	Length L	Length M	Length N	Length O	Length P	Width
SMA[12:0] SBS[1:0] SRAS# SCAS# (Note1)	Max = 40 mils	2.0" - 3.5"	Max = 500 mils	0.3" - 0.5"	0.1" - 0.8"	5 mils
DIMM 0 Total lenght	DIMM0 SCK/SCK#[2:0] length = X" Command signal length = L + M + N = X" - 1"					
DIMM 1 Total lenght	DIMM0 SCK/SCK#[5:3] length = Y" Command signal length = L + M + N + O = Y" - 1"					




Note1:

- *Trace spacing normally = 12 mils and through between DIMM 2 pin or DIMM to Rtt = 7 mils, but breakout form MCH ball = 5 mils width with 7mils spacing for a max of 350mils
- *Trace with 2.5V copper flood spacing = 7 mils minimum
- *Isolation spacing form another group signal spacing = 20 mils minimum
- *Command signals breakout form MCH = 5 mil width with 7 mil spacing for a max of 350 mils

Note2: Command group signal can NOT placed within the same RPack's (series and parallel resistor packs) as the data or control group signal

5. Feedback - RCVENOUT#, RCVENIN# routing rule

Signal	Length Q	Length R	Length S	Width
RCVENOUT# RCVENIN# (Note1)	40 mils	Equal 1"	40 mils	5 mils
Total Length	Q + R + S = 1080 mils			



Note1:

- *Trace spacing = 12 mils
- *Trace with 2.5V copper flood spacing = 7 mils minimum
- *Isolation spacing form another group signal spacing = 10 mils minimum
- *Command signals breakout form MCH = 5 mil width with 7 mil spacing for a max of 350 mils

Micro-Star	Title MS-6552	Rev 0A
Document Number DDR Layout Guideline2		
Last Revision Date: Wednesday, September 12, 2001		Sheet of

Table - 4

DDR Data Signals(1)		
Signal	MCH ball	Package length(")
SDQ0	G28	0.716
SDQ1	F27	0.699
SDQ2	C28	0.874
SDQ3	E28	0.754
SDQ4	H25	0.532
SDQ5	G27	0.666
SDQ6	F25	0.592
SDQ7	B28	0.892
SDQ8	E27	0.797
SDQ9	C27	0.833
SDQ10	B25	0.812
SDQ11	C25	0.753
SDQ12	B27	0.886
SDQ13	D27	0.867
SDQ14	D26	0.773
SDQ15	E25	0.645
SDQ16	D24	0.722
SDQ17	E23	0.602
SDQ18	C22	0.699
SDQ19	E21	0.566
SDQ20	C24	0.785
SDQ21	B23	0.781
SDQ22	D22	0.640
SDQ23	B21	0.711
SDQ24	C21	0.627
SDQ25	D20	0.555
SDQ26	C19	0.587
SDQ27	D18	0.522
SDQ28	C20	0.615
SDQ29	E19	0.487
SDQ30	C18	0.579
SDQ31	E17	0.521

DDR Data Signals(2)		
Signal	MCH ball	Package length(")
SDQ32	E13	0.432
SDQ33	C12	0.543
SDQ34	B11	0.596
SDQ35	C10	0.590
SDQ36	B13	0.639
SDQ37	C13	0.552
SDQ38	C11	0.588
SDQ39	D10	0.626
SDQ40	E10	0.533
SDQ41	C9	0.605
SDQ42	D8	0.587
SDQ43	E8	0.522
SDQ44	E11	0.523
SDQ45	B9	0.715
SDQ46	B7	0.706
SDQ47	C7	0.643
SDQ48	C6	0.700
SDQ49	D6	0.664
SDQ50	D4	0.760
SDQ51	B3	0.922
SDQ52	E6	0.640
SDQ53	B5	0.846
SDQ54	C4	0.810
SDQ55	E5	0.670
SDQ56	C3	0.859
SDQ57	D3	0.811
SDQ58	F4	0.723
SDQ59	F3	0.814
SDQ60	B2	0.949
SDQ61	C2	0.893
SDQ62	E2	0.865
SDQ63	G5	0.689

DDR ECC Signals		
Signal	MCH ball	Package length(")
SCB0	C16	0.570
SCB1	D16	0.526
SCB2	B15	0.623
SCB3	C14	0.533
SCB4	B17	0.621
SCB5	C17	0.583
SCB6	C15	0.540
SCB7	D14	0.503

DDR Data Strobe Signals		
Signal	MCH ball	Package length(")
SDQS0	F26	0.651
SDQS1	C26	0.775
SDQS2	C23	0.738
SDQS3	B19	0.636
SDQS4	D12	0.493
SDQS5	C8	0.596
SDQS6	C5	0.776
SDQS7	E3	0.821
SDQS8	E15	0.520

DDR Clock Signals		
Signal	MCH ball	Package length(")
SCK0	E14	0.453
SCK#0	F15	0.432
SCK1	J24	0.454
SCK#1	G25	0.587
SCK2	G6	0.551
SCK#2	G7	0.543
SCK3	G15	0.371
SCK#3	G14	0.349
SCK4	E24	0.610
SCK#4	G24	0.548
SCK5	H5	0.589
SCK#5	F5	0.693

Micro-Star	Title	MS-6552	Rev
	Document Number	DDR Layout Guideline3	
	Last Revision Date: Wednesday, September 12, 2001	Sheet	of


JBAT1 Clear CMOS		
1 - 2	Normal	★
2 - 3	Clear CMOS	

JBAT1(1-2)
YJUMPER-MG

LEGEND AUDIO

KKK
JC-D2x2-GN

BAT SOCKET




JP2 HW AUDIO		
1 - 2	DISABLE	
2 - 3	ENABLE	★

JP2(2-3)
YJUMPER-MG

J7 BIOS Update	
SHORT	Locked
OPEN	Unlocked ★

J7(1)
YJUMPER-MG

BIOS



SST49LF002A

FRONT PANNEL BUZZER

F P114-15
X_YJUMPER-MG

JP3	AUDIO DOWN
1-2	Auto mode
2-3	Disabled onboard audio codec

JP3(1-2)
YJUMPER-MG

JLAN1	LAN SELECT
1-2	ENABLED
2-3	DISABLED

JLAN1(1-2)
YJUMPER-MG

MS6552 PCB

PCB
MS-6552-00A

COM1
YCN9M-1

COM2
YCN9M-1

X U12-A
845-MCH-PIN

X U12-B
845-MCH-PIN

X U12
845-MCH-H

X_AGP1
AGP-R

LAN_USB2
USB2
USB1
YUSB-D1

M i c r o - S t a r	Title	MS-6552	Rev	0A
	Document Number			
	PACKING BOM			
Last Revision Date:		Wednesday, September 12, 2001		
Sheet		35	of	35