

Cover Sheet	1
Block Diagram	2
GPIO Spec.	3
Clock CY28324 & ATA100 IDE CONNECTORS	4
mPGA478-B INTEL CPU Sockets	5 - 6
INTEL Brookdale MCH -- North Bridge	7 - 8
INTEL ICH2 -- South Bridge	9 - 10
LPC I/O W83627HF	11
PCI AUDIO-CMI8738	12
AUDIO 6 CHANNEL CONTROL	13
Front Audio & GAME	14
FWH -- BIOS	15
SDR DIMM-168PIN DIMM1,2,3	16 - 18
AGP 4X SLOT (1.5V) & PCI SLOT 4	19
PCI SLOT 1 & 2 & 3	20
Front Panel & Connectors	21
USB & FAN Connectors	22
Votlage Regulator	23
HIP6301V CPU Power (PWM)-VRM9.2	24
IO Connectors	25
1394	26
JUMPER SETTING	27
MANUAL	28
LAYOUT GUIDE	29~33
Power Delivery Map	34
Packing BOM	35
History	36

MS-6549

Version 00B
11/27/2001 Update

INTEL (R) Brookdale Chipset
Willamette/Northwood 478pin mPGA-B Processor Schematics

CPU:
Willamette/Northwood mPGA-478B Processor

System Brookdale Chipset:

**INTEL MCH (North Bridge) +
INTEL ICH2 (South Bridge)**

On Board Chipset:


BIOS -- FWH
LPC Super I/O -- W83627HF
Clock Generation -- CY28323
PCI SOUND -- C-MEDIA CMI8738MX
PCI 1394 --TI TSB43AB22

Expansion Slots:

AGP2.0 SLOT * 1
PCI2.2 SLOT * 4

Standard:Wo/1394, Wo/Front Audio
Opt A:W/1394, W/Front Audio, Wo/PCI4

Micro-Star	Title MS-6549	Rev 00B
Document Number	Cover Sheet	
Last Revision Date: Tuesday, November 27, 2001	Sheet	1 of 36



Micro-Star	Title	MS-6549	Rev	00B
	Document Number	Block Diagram		
	Last Revision Date:	Tuesday, November 27, 2001	Sheet	2 of 36

General Purpose I/O Spec.

ICH2

GPIO Pin	Type	Function
GPIO 0	I	Non Connect
GPIO 1	I	Non Connect
GPIO 2~4	I	Not Implemented
GPIO 5	I	Non Connect
GPIO 6	I	AC97 Enabled/Disabled
GPIO 7	I	None
GPIO 8	I	LAN Wake Up
GPIO 9	I	AC'97 Serial Data In
GPIO 10	I	Non Connect
GPIO 11	I	Non Connect
GPIO 12	I	External SMI
GPIO 13	I	LPC PME
GPIO 14~15	I	Not Implemented
GPIO 16	O	Non Connect
GPIO 17	O	Non Connect
GPIO 18	O	Not Implemented
GPIO 19	O	Not Implemented
GPIO 20	O	Non
GPIO 21	O	Not Implemented
GPIO 22	OD	4.7K pull up VCC3
GPIO 23	O	BIOS Locked/Unlocked
GPIO 24	I/O	Non
GPIO 25	I/O	Non
GPIO 26	I/O	Non
GPIO 27	I/O	Non
GPIO 28	I/O	Non
GPIO 29~31	O	Not Implemented

FWH


GPIO Pin	Type	Function
GPI 0	I	ATA IDE 1 Detect
GPI 1	I	ATA IDE 2 Detect
GPI 2	I	Reserved
GPI 3	I	Reserved


DLED-Super I/O

GPIO Pin	Type	Function
GP32	I/OD	Non Connect
GP24	I/OD	Non Connect
GP34	I/OD	Non Connect
GP33	I/OD	Non Connect


DEVICE	ICH INT Pin	IDSEL
PCI Slot 1	INTA# INTB# INTC# INTD#	AD16
PCI Slot 2	INTB# INTC# INTD# INTA#	AD17
PCI Slot 3	INTC# INTD# INTA# INTB#	AD18
PCI Slot 4	INTD# INTA# INTB# INTC#	AD19
PCI Audio	INTF#	AD25
PCI 1394	INTH#	AD23


Micro-Star	Title MS-6549	Rev 00B
Document Number	GPIO Spec.	
Last Revision Date: Tuesday, November 27, 2001	Sheet	3 of 36






Micro-Star	Title	MS-6549	Rev	00B
	Document Number	INTEL mPGA478-B CPU1		
Last Revision Date:		Wednesday, December 05, 2001	Sheet	5 of 36







ICH2 PCI / HUB LINK / CPU/LAN/INTERRUPT SIGNALS




ICH2 SMI# SIGNAL



ICH2 STRAPPING RESISTORS




ICH2 REFERENCE VOLTAGE




Place Cap. as Close as possible to ICH2
Trace width use 15 mils and 15mils space


ICH2 DECOUPLING CAPACITORS



Place one 0.1u/0.01u pair in each corner and 2 on opposite sides close to ICH2 if it fit



Distribute near the 1.8V power pin of the ICH2



Distribute near the VCC1_8SB Power pin of the ICH2

Micro-Star	Title	MS-6549	Rev	00B
Document Number	Brookdale ICH2 PCI			
Last Revision Date: Tuesday, November 27, 2001	Sheet		9	of 36

821801BA_1CH2X B5

ACSD0_B269 --- X_82K --- J4 X_Y3102 --- VCC3


Short	Safe Mode
Open	Normal

The schematic diagram illustrates the RTC module circuit. It features a 3.3V regulator section (R331, R340, D19, D20, R491, R411, R410, C215) and a 3.3V regulator section (R274, R277, R288, R317, R293, C174, C170). The RTC module (JBAT1 VJ103) is connected to the 3.3V line and ground. The RTC module has pins for RTCRST#, VBIAS, RTCX1, and RTCX2. The RTC module is also connected to a 32.768KHz crystal (X2) and a 15pF capacitor (C170). The RTC module is powered by a 3.3V regulator (R274, R277, R288, R317, R293, C174, C170). The RTC module is also connected to a 3.3V regulator (R331, R340, D19, D20, R491, R411, R410, C215). The RTC module is also connected to a 3.3V regulator (R331, R340, D19, D20, R491, R411, R410, C215).


The schematic diagram illustrates the electrical connections on the board. Key components and their connections include:

- Power Supply:** A 5V regulator (U1) and a 3.3V regulator (U2) are shown. The 5V regulator is connected to VCC5 and GND. The 3.3V regulator is connected to VCC3 and GND.
- USB-to-UART Bridge:** A USB-to-UART bridge (U3) is connected to the USB port (J1) and the microcontroller (U4).
- Microcontroller (U4):** The microcontroller is connected to various peripherals, including a display (U5), a speaker (U6), and a buzzer (U7).
- Resistors:** Numerous resistors are used for pull-up and pull-down, with values ranging from 10K to 100K. Specific resistors include R133, R134, R135, R136, R137, R138, R139, R140, R141, R142, R143, R144, R145, R146, R147, R148, R149, R150, R151, R152, R153, R154, R155, R156, R157, R158, R159, R160, R161, R162, R163, R164, R165, R166, R167, R168, R169, R170, R171, R172, R173, R174, R175, R176, R177, R178, R179, R180, R181, R182, R183, R184, R185, R186, R187, R188, R189, R190, R191, R192, R193, R194, R195, R196, R197, R198, R199, R200, R201, R202, R203, R204, R205, R206, R207, R208, R209, R210, R211, R212, R213, R214, R215, R216, R217, R218, R219, R220, R221, R222, R223, R224, R225, R226, R227, R228, R229, R230, R231, R232, R233, R234, R235, R236, R237, R238, R239, R240, R241, R242, R243, R244, R245, R246, R247, R248, R249, R250, R251, R252, R253, R254, R255, R256, R257, R258, R259, R260, R261, R262, R263, R264, R265, R266, R267, R268, R269, R270, R271, R272, R273, R274, R275, R276, R277, R278, R279, R280, R281, R282, R283, R284, R285, R286, R287, R288, R289, R290, R291, R292, R293, R294, R295, R296, R297, R298, R299, R300, R301, R302, R303, R304, R305, R306, R307, R308, R309, R310, R311, R312, R313, R314, R315, R316, R317, R318, R319, R320, R321, R322, R323, R324, R325, R326, R327, R328, R329, R330, R331, R332, R333, R334, R335, R336, R337, R338, R339, R340, R341, R342, R343, R344, R345, R346, R347, R348, R349, R350, R351, R352, R353, R354, R355, R356, R357, R358, R359, R360, R361, R362, R363, R364, R365, R366, R367, R368, R369, R370, R371, R372, R373, R374, R375, R376, R377, R378, R379, R380, R381, R382, R383, R384, R385, R386, R387, R388, R389, R390, R391, R392, R393, R394, R395, R396, R397, R398, R399, R400, R401, R402, R403, R404, R405, R406, R407, R408, R409, R410, R411, R412, R413, R414, R415, R416, R417, R418, R419, R420, R421, R422, R423, R424, R425, R426, R427, R428, R429, R430, R431, R432, R433, R434, R435, R436, R437, R438, R439, R440, R441, R442, R443, R444, R445, R446, R447, R448, R449, R450, R451, R452, R453, R454, R455, R456, R457, R458, R459, R460, R461, R462, R463, R464, R465, R466, R467, R468, R469, R470, R471, R472, R473, R474, R475, R476, R477, R478, R479, R480, R481, R482, R483, R484, R485, R486, R487, R488, R489, R490, R491, R492, R493, R494, R495, R496, R497, R498, R499, R500, R501, R502, R503, R504, R505, R506, R507, R508, R509, R510, R511, R512, R513, R514, R515, R516, R517, R518, R519, R520, R521, R522, R523, R524, R525, R526, R527, R528, R529, R530, R531, R532, R533, R534, R535, R536, R537, R538, R539, R540, R541, R542, R543, R544, R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825, R826, R827, R828, R829, R830, R831, R832, R833, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R8


Micro-Star	Title MS-6549	Rev 00B
Document Number Brookdale ICH2 Other		
Last Revision Date: Tuesday, November 27, 2001		Sheet 10 of 36




SPEAKER BLOCK




Micro-Star	Title MS-6549	Rev 00B
Document Number LPC I/O W83627HF		
Last Revision Date: Tuesday, November 27, 2001		Sheet 11 of 36




SPEAKER OUT CIRCUIT






SPEAKER OUT JACK



GAME/MIDI CONNECTOR




FOR MSI INTERNAL HEADER



CP15, CP16 open
CP13, CP14, CP17, CP18, CP19, CP20 close




Part	R585	R586	Jaud101	C281	C282	C283	C284	C285	C302
Standard	0	0	X	X	X	X	X	X	X
Opt:A	X	X	0	X	X	X	X	X	X




Micro-Star	Title	Rev
MS-6549	MS-6549	000B
Document Number	Front Audio & GAME	
Last Revision Date: Tuesday, November 27, 2001	Sheet 14 of 36	

FirmwareHub (FWH)




J7 BIOS Update	
1-2	Locked
2-3	Unlocked *


FWH INIT Signal Voltage Translation Block




FWH RESISTORS




FWH DECOUPLING CAPACITORS




Thermtrip#







VCC_VID / VID_GOOD



Micro-Star	Title	MS-6549	Rev	00B
Document Number	FWH & VCC/VID Good			
Last Revision Date:	Wednesday, November 28, 2001			
Sheet	15	of	36	




DDR DAMPING



Micro-Star	Title	MS-6549	Rev	00B
	Document Number	DDR DAMPING		
Last Revision Date: Tuesday, November 27, 2001		Sheet	17	of 36

AGP UNIVERSAL 2X/4X SLOT(AGP VER:2.0COMPLY)

VCC5 = 60mils trace / 15 mils space




VREF_GC:form
the chipset
to the
graphics
controller

AGP Slot I_{max}
VCC5 8.0A
VCC3 6.0A
VCC12 1.0A
VCC5 2.0A


INTA#
INTB#

AGP SIGNAL REFERENCE CIRCUIT



NEAR AGP SLOT


AGP TERMINATION RESISTORS



LESS 10MILS STUB TRACE LENGTH MUST BEFOLLOWING


Place these resistors between PCI and AGP slot

AGP SLOT DECOUPLING CAPACITORS




Part	PCI4	R490
Standard	0	0
Opt:A	X	X


PCI SLOT 4 (PCI VER: 22 COMPLY)




IDSEL = AD19
MASTER = PREQ3
INTD#

Micro-Star	Title	Rev
MS-6549	AGP Slot & PCI SLOT4	00B
Document Number	AGP Slot & PCI SLOT4	
Last Revision Date:	Tuesday, November 27, 2001	Sheet 19 of 36







BACK PANEL USB CONNECTOR FOR USB PORT 0,1




FRONT PANEL USB CONNECTOR FOR USB PORT 2,3




POWER CIRCUIT FOR USB PORT 0,1




POWER CIRCUIT FOR USB PORT 2,3



CPU FAN



SYSTEM FAN 1



Micro-Star	Title	MS-6549	Rev	00B
	Document Number	USB & FAN Connectors		
Last Revision Date:		Tuesday, November 27, 2001		
		Sheet	22	of 36

POWER TRANSLATOR

Power	S0	S3	S5
VCC3_SB	Main	Standby	Standby
VCC5_STR	Main	Standby	0V
VCC_DIMM	Main	Standby	0V

The schematic diagram illustrates the internal circuitry of the POWER TRANSLATOR. It features a power MOSFET (FND338P-S-SOT23) that switches the VCC3_SB supply based on the VCC5_STR signal. The circuit includes a +12V input, a VCC5_STR input, and a VCC3 output. The output is connected to the VCC3_SB pin of the power MOSFET. The circuit also includes a table for power and standby states.

POWER TRANSLATOR

Power	S0	S3	S5
VCC3_SB	Main	Standby	Standby
VCC5_STR	Main	Standby	0V
VCC_DIMM	Main	Standby	0V

AGP 4X 1.5V POWER TRANSLATOR

The schematic diagram illustrates the AGP 4X 1.5V Power Translator circuit. It consists of two LM324 op-amp buffers (U9B and U9C) and two MOSFETs (Q30 and Q31). The circuit is powered by VCC5 and VCC3. The output is VCC1_8, which is connected to the AGP 4X 1.5V pin. The circuit includes a feedback network with resistors R105, R106, R107, R173, R174, R209, and R210, and capacitors C73, C78, and C399. A dashed box on the right shows the 1.8V/3.3V sequence circuit with transistors Q26 and Q31, and resistors R132 and R134.

[illegible]

Power	S0	S1	S3/S4/S5
1.8V	300mA	100mA	N/A
1.8V_LAN	36mA	28mA	N/A
VCC1_8SB	45mA	30mA	7mA
VCC3	410mA	5mA	N/A
VCC3+562ET	230mA	210mA	N/A
VCC3_S1	25mA	0.6mA	N/A

The schematic diagram illustrates the internal components of the MS-6549 Voltage Regulator. It includes several sections labeled with VCC and component values:

- VCC1_8:** A network of capacitors including CT32 (1000U/6.3V-A), CB155 (100P), CB87 (10P), and CT20 (470U/16V).
- VCC3_8B:** A network of capacitors including CT20 (470U/16V), CB87 (10P), CB33 (105P), and CT4 (1000U/6.3V-A).
- VCC_DIMM:** A network of capacitors including CT4 (1000U/6.3V-A), CB77 (104P), CB36 (105P), and CT7 (470U/16V).
- VCC5_STR:** A network of capacitors including CT7 (470U/16V), CB18 (104P), CB2 (104P), CB19 (104P), and CT41 (1000U/6.3V-A).
- VCC3_5B:** A network of capacitors including CT41 (1000U/6.3V-A), CB183 (104P), CB7 (105P), CB6 (104P), CB5 (104P), and CT29 (1000U/6.3V-A).
- VCC3:** A network of capacitors including CB91 (104P), CB63 (105P), and CT29 (1000U/6.3V-A).
- VCC_AGP:** A network of capacitors including CT29 (1000U/6.3V-A) and CB159 (104P).
- VCC5:** A network of capacitors including CB159 (104P).


The diagram also includes a table with the following information:


Title	Rev
MS-6549	00B


Document Number: Voltage Regulator

Last Revision Date: Tuesday, November 27, 2001

Sheet 23 of 36







Jumper Setting & Connector Setting

Jumper	Description	Connector	Description
J1	SDR SIMULATION	U3	INTEL mPGA478-B CPU
J2	AGP SIMULATION	IDE1	Primary
J3	AUDIO REAR PHONE JACK (LINE_IN, LINE_OUT, MIC_IN)	IDE2	Secondary
J4	AC_SDOUT HEADER	DIM1	SDRAM DIMM1
J5	CHASSIS INTRUSION HEADER	DIM2	SDRAM DIMM2
J7	BIOS function	AGP1	AGP Slot
1-2	Normal (Default)	PCI1	PCI Slot1
2-3	Configuration Mode	PCI2	PCI Slot2
		PCI3	PCI Slot3
		PCI4	PCI Slot4
		COM1	Serial Port
JBAT1	CLEAR CMOS	COM2	Serial Port
1-2	NORMAL (Default)	LPT	Parallel Port
2-3	CLEAR CMOS	FDD1	Floopy
IR1	IR HEADER	JMDM1	MODEM RING HEADER
CD_IN1	CDROM HEADER (ATAPI)	JWOL1	LAN WAKEUP HEADER
AUX_IN1	AUDIO AUX HEADER (ATAPI)	KBMS1	PS/2 Keyboard and PS/2 mouse
MDM_IN1	TELEPHONY HEADER (ATAPI)	CPU_FAN	CPU FAN HEADER
		SYS_FAN	System FAN HEADER
		USB	USB REAR CONNECTOR
JP2	H/W AUDIO SELECT HEADER	USB1	USB FRONT HEADER
1-2	Disable	POWER	ATX Power
2-3	Enable (Default)	F_P1	Front Panel
JP4	K/M Power on	JPW1	ATX12V Power
1-2	S3,S5 both work (Default)	JSPDIFO	SPDIF_OUT
2-3	Only S3 work	JSPDIFI	SPDIF_IN
JP5	Buzzer	JAUDIO1	Front AUDIO HEADER
1-2	From Buzzer (Default)		
2-3	From Audio		

Micro-Star	Title MS-6549	Rev 00B
Document Number JUMPER SETTING		
Last Revision Date: Tuesday, November 27, 2001		Sheet 27 of 36

5 4 3 2 1

PCB OTHER COMPONENT

SIMULATION TRACE

BS5 BS3 BS6 BS2

BS4 BS1 BS7 BS8

BS1_X1 BS2_X1 BS3_X1 BS4_X1 BS6_X1 BS7_X1 BS8_X1 BS9_X1

FM1 FM2 FM3 FM4 FM5 FM6 FM7 FM8

U3_X1 U4_X1

J1 J2

SDR AGP

VCC5

Document Number	Title	Rev
MANUAL	MS-6549	00B
Last Revision Date: Tuesday, November 27, 2001		
Sheet	28 of 36	

5 4 3 2 1

PCB OTHER COMPONENT

SIMULATION TRACE

BS5 BS3 BS6 BS2

BS4 BS1 BS7 BS8

BS1_X1 BS2_X1 BS3_X1 BS4_X1 BS6_X1 BS7_X1 BS8_X1 BS9_X1

FM1 FM2 FM3 FM4 FM5 FM6 FM7 FM8


U3_X1 U4_X1

J1 J2

SDR AGP

VCC5

Document Number	Title	Rev
MANUAL	MS-6549	000B
Last Revision Date: Tuesday, November 27, 2001		
Sheet	28	of 36



5 4 3 2 1

PCB OTHER COMPONENT

SIMULATION TRACE

The diagram illustrates the PCB layout for the MS-6549 board. It features several components and their connections:

- Base Stations (BS):** BS1 through BS9 are shown with their respective pin connections and simulation traces.
- Microprocessors (U3, U4):** U3_X1 and U4_X1 are shown with their pin connections and simulation traces.
- Fuses (FM):** FM1 through FM8 are shown with their pin connections and simulation traces.
- Simulation Trace:** J1 (SDR) and J2 (AGP) are shown with their pin connections and simulation traces.

Document Number	Title	Rev
Micro-Star	MS-6549	000B
MANUAL		
Last Revision Date: Tuesday, November 27, 2001		
Sheet	28	of 36

5 4 3 2 1

5 4 3 2 1

PCB OTHER COMPONENT

SIMULATION TRACE

BS5 BS3 BS6 BS2

BS4 BS1 BS7 BS8

BS1_X1 BS2_X1 BS3_X1 BS4_X1 BS6_X1 BS7_X1 BS8_X1 BS9_X1

FM1 FM2 FM3 FM4 FM5 FM6 FM7 FM8

U3_X1 U4_X1

J1 J2

SDR AGP

VCC5

Document Number	Title	Rev
MANUAL	MS-6549	00B
Last Revision Date: Tuesday, November 27, 2001		
Sheet	28	of 36

5 4 3 2 1

PCB OTHER COMPONENT

SIMULATION TRACE

BS5 BS3 BS6 BS2

BS4 BS1 BS7 BS8

BS1_X1 BS2_X1 BS3_X1 BS4_X1 BS6_X1 BS7_X1 BS8_X1 BS9_X1

FM1 FM2 FM3 FM4 FM5 FM6 FM7 FM8

U3_X1 U4_X1

J1 J2

SDR AGP

VCC5

Micro-Star

MS-6549


Rev 00B

Document Number

MANUAL

Last Revision Date: Tuesday, November 27, 2001

Sheet 28 of 36



Norminal 4-layer Board Stackup

1.Board spec.

Description	Target Value	notes
Micro-stripline Er	4.2 - 4.5	
Trace Thickness	1.3 - 1.42 mils	1
Board Thickness	62 mils	
Material	FR4	
Fab Construction	4 layer	

2.Board each layer thickness .

Description	Target Value	Tolerance(+/- mils)
(Layer 1) Top layer	1.4 mil	See notes 1
Perpreg	4.0 mil	0.3
(Layer 2) Power layer	1.4 mil	0.2
Core	48 mil	5
(layer 3) Ground layer	1.4 mil	0.2
Perpreg	4.0 mil	0.3
(layer 4) Bottom layer	1.4 mil	See notes 1

3.Via Stack

Description	Target Value
Via Pad	26 mil
Via Anti-Pad	40 mil
Via Finiched hole	14 mil
Signal Pad(BGA)	20 mil

4.CPU GTL+ bus impedance = 50 Ohm(7mil trace width)

5.CPU asynchronous GTL+,AGP,Memory and Hub-link bus impedance = 60 Ohm(5mil trace width)

CPU Routing Guidelines

1.CPU data synchronous signal groups and the associate strobe

Signals	Associated Strobe
REQ[4:0]#,A[16:3]#	ADSTB0#
A[31:17]#	ADSTB1#
D[15:0]#,DBI0#	DSTBP0#,DSTBN0#
D[31:16]#,DBI1#	DSTBP1#,DSTBN1#
D[47:32]#,DBI2#	DSTBP2#,DSTBN2#
D[63:48]#,DBI3#	DSTBP3#,DSTBN3#

***All the system bus signals must be referenced to GND**

2.Trace edge to edge spacing greater than 3:1(about 12 mils) versus trace to GND plane height ratio

3.2" - 10" from pin to pin and each data signal group should be routed to same length within +/-100 mils of the associated strobes.Additional CPU,MCH internal trcae length(see Table-1)must be included.The calculation trace length follow (Table-2).

4.A pair data strobe should be routed to the same length within +/- 25mils, if one strobe switch layers, and another switch layer in the same manner.Additional CPU,MCH internal trace length(See Table-1)must be incuded.The calculation trace length follow (Table-2)

5.2" - 10" from pin to pin and each address signal group should be routed to same length within +/-200 mils of the associated strobes.Additional CPU,MCH internal trcae length(see Table-1)must be included.The calculation trace length follow (Table-2).

6.Internal addresss strobe trace length(See Table-1) of CPU,MCH must be incuded.The calculation trace length follow (Table-2)

Table - 1

CPU package length + PCB trace length + MCH package length = Total length					
L1	+	L2	+	L3	= Total L4

7.Keep the voltage divider with in 1.5 inches of GTLREF pin.and do not allow the GTLREF routing to splits or discontinuities power plane.

8.CPU Asynchronous GTL+ bus connect to ICH2 trace length

Signal Name	Trace Spacing	Trace Length	Pull-up Resistor
FERR#	7 MIL	1"-12"	62 Ohm +/- 5%
PROCHHOT#	7 MIL	1"-17"	62 Ohm +/- 5%
THERMTRIP#	7 MIL	1"-17"	62 Ohm +/- 5%
A20M#	7 MIL	1"-12"	None
IGNNE#	7 MIL	1"-12"	None
LINT[1:0]	7 MIL	1"-12"	None
SLP#	7 MIL	1"-12"	None
SMI#	7 MIL	1"-12"	None
STPCLK#	7 MIL	1"-12"	None
INIT#	7 MIL	1"-17"	None
PWRGOOD	7 MIL	1"-12"	300 Ohm +/- 5%

9.CPU BCLK,BCLK# should be routed as a differential pair with 7 mil trace and 7 mil spacing between them,2.5" to 10" pin to pin common clock lengths, and 25 mil spacing away form all the signal or clock.

10.DBSY#,DRDY#,TRDY#,ADS#,LOCK#,BNR#,HIT#,HITM#,BPRI#,DEFER#,BR0#,RESET# and RS[2:0]# CPU signal trace length around 2.5" to 10"

11.CPU and MCH package length

Micro-Star	Title MS-6549	Rev 00B
Document Number CPU Bus Layout Guigeline		
Last Revision Date: Tuesday, November 27, 2001		Sheet 30 of 36

SDRAM Routing Guidelines

5.Feedback - RDCLK0,RDCLKIN routing rule

2 or 3 DIMM feedback layout guideline

Signal	Length	Width	Trace Spacing
Trace L	50 mils	7 mil	5 mil

RDCLK0 Ball — L — RDCLKIN Ball

DDR-SDRAM Routing Guidelines

1.DDR bus reference plane stack-up

PCB Layer	Description
Layer 1	Signal
Layer 2	Ground Flood
Layer 3	Ground
Layer 4	Power / Signal

***All the memory bus signals must be referenced to GND**


2.DDR signal groups

Group	Signals
Data	SDQ[63:0],SCB[7:0],SDQS[8:0]
Command	SMA[12:0],SBS[1:0],SRAS#,SCAS#,SWE#
Control	SCKE[3:0],SCS#[3:0]
Clock	SCK[5:0],SCK#[5:0]
Feedback	RCVENOUT#,RCVENIN#


3.SDQ[63:0],SCB[7:0],SDQS[8:],SCK/SCK#[5:0]routing rule

Signal	Length A	Length B	Length C	Length D	Length E	Width	Spacing	Routing Layer
SDQ[63:0] SCB[7:0] SDQS[8:0] (Note1)	Package length	2.0" - 5.0"	Max = 0.5"	0.3' - 0.5"	0.1" - 0.6"	5 mil	(Note2)	Top
		DIMM 1 = A + B + C = X						
		DIMM 2 = A + B + C + D = X + D						
SCK/SCK#[2:0]	Package length	B+C+2">=Length F >= B+C+1"	None	None	None	5 mil	(Note4)	Bottom
		2.0" - 6.5"						
		DIMM 1 = A + F = X + 1" to X + 2"						
SCK/SCK#[5:3] (Note3)	Package length	B+C+D+2">=Length G >= B+C+D+1"				5 mil	(Note4)	Bottom
		2.5" - 7.0"						
		DIMM 2 = A + G = X + D + 1" to X + D + 2"						

*** Package length see Table - 4**



SCK[5:0] layout guideline



Note1:Each data and strobe signal group must be length matching +/- 25 mils

SDQS[X] = +/- 25 mils SDQ[X]/SCB[X] group length

Signals	Associated Strobe
SDQ[7:0]	SDQ0
SDQ[15:8]	SDQ1
SDQ[23:16]	SDQ2
SDQ[31:17]	SDQ3
SDQ[39:32]	SDQ4
SDQ[47:40]	SDQ5
SDQ[55:48]	SDQ6
SDQ[63:56]	SDQ7
SCB[7:0]	SDQ8

Note2:Trace spacing normally = 12 mils and through between DIMM 2 pin = 7 mils, but breakout form MCH ball = 5 mils width with 7mils spacing for a max of 350mils

Note3:

* SCK[X] length = SCK#[X] length

* SCK/SCK#[2:0] routed to DIMM 0 are equal in length, and SCK/SCK#[5:3] routed to DIMM 1 are equal in length

Note4:

* Between the pair differential clock 2 signal trace spacing = 7 mils

* Differential Trace with 2.5V copper flood spacing = 10 mils minimum

* Serpentine spacing = 20 mils minimum

* Differential signals breakout form MCH = 5 mil width with 7 mil differential spacing and 7 mil isolation spacing from another signal for a max of 350 mils


Note5:Data group signal can NOT placed within the same RPACK's(series and parallel resistor packs) as the command or control group signal

Micro-Star	Title MS-6549	Rev 00B
Document Number	DDR Layout Guideline1	
Last Revision Date: Tuesday, November 27, 2001	Sheet	of

DDR-SDRAM Routing Guidelines

4. SCKE[3:0], SCS# [3:0] routing rule

DIMM 0					
Signal	Length F	Length G	Length H	Length I	Width
SCS#[1:0] SCKE[1:0] (Note1)	Max = 40 mils	2.0" - 3.5"	Max = 500 mils (Note2)	0.4" - 1.3"	5 mils
Total lenght	DIMM0 SCK/SCK#[2:0] length = "X" DIMM0 SCS#/SCKE length = F + G + H = "X"- 1"				
DIMM 1					
Signal	Length F	Length G	Length J	Length K	Width
SCS#[3:2] SCKE[3:2] (Note1)	Max = 40 mils	2.0" - 3.5"	Max = 1" (Note2)	0.1" - 0.8"	5 mils
Total lenght	DIMM1 SCK/SCK#[5:3] length = "Y" DIMM1 SCS#/SCKE length = F + G + J = "Y"- 1"				



Note1:


- * Trace spacing normally = 12 mils and through between DIMM 2 pin or DIMM to Rtt = 7 mils, but breakout form MCH ball = 5 mils width with 7mils spacing for a max of 350mils
- * Trace with 2.5V copper flood spacing = 7 mils minimum
- * Isolation spacing form another group signal spacing = 20 mils minimum
- * Control signals breakout form MCH = 5 mil width with 7 mil spacing for a max of 350 mils

Note2: This purpose prevent break form DIMM0 bottom size 2.5V copper flood to MCH power plane

Note3: Control group signal can NOT placed within the same parallel resistor packs as the command or data group signal

5. SMA[12:0], SBS[1:0], SRAS#, SCAS# routing rule

Signal	Length L	Length M	Length N	Length O	Length P	Width
SMA[12:0] SBS[1:0] SRAS# SCAS# (Note1)	Max = 40 mils	2.0" - 3.5"	Max = 500 mils	0.3" - 0.5"	0.1" - 0.8"	5 mils
DIMM 0	DIMM0 SCK/SCK#[2:0] length = X"					
Total length	Command signal length = L + M + N = X" - 1"					
DIMM 1	DIMM0 SCK/SCK#[5:3] length = Y"					
Total length	Command signal length = L + M + N + O = Y" - 1"					




Note1:

- * Trace spacing normally = 12 mils and through between DIMM 2 pin or DIMM to Rtt = 7 mils, but breakout form MCH ball = 5 mils width with 7mils spacing for a max of 350mils
- * Trace with 2.5V copper flood spacing = 7 mils minimum
- * Isolation spacing form another group signal spacing = 20 mils minimum
- * Command signals breakout form MCH = 5 mil width with 7 mil spacing for a max of 350 mils

Note2: Command group signal can NOT placed within the same RPACK's (series and parallel resistor packs) as the data or control group signal

5. Feedback - RCVENOUT#, RCVENIN# routing rule

Signal	Length Q	Length R	Length S	Width
RCVENOUT# RCVENIN# (Note1)	40 mils	Equal 1"	40 mils	5 mils
Total Length	Q + R + S = 1080 mils			



Note1:

- * Trace spacing = 12 mils
- * Trace with 2.5V copper flood spacing = 7 mils minimum
- * Isolation spacing form another group signal spacing = 10 mils minimum
- * Command signals breakout form MCH = 5 mil width with 7 mil spacing for a max of 350 mils

Micro-Star	Title	MS-6549	Rev	00B
	Document Number	DDR Layout Guideline2		
Last Revision Date: Tuesday, November 27, 2001		Sheet	of	

Table - 4

DDR Data Signals(1)		
Signal	MCH ball	Package length(in)
SDQ0	G28	0.716
SDQ1	F27	0.699
SDQ2	C28	0.874
SDQ3	E28	0.754
SDQ4	H25	0.532
SDQ5	G27	0.666
SDQ6	F25	0.592
SDQ7	B28	0.892
SDQ8	E27	0.797
SDQ9	C27	0.833
SDQ10	B25	0.812
SDQ11	C25	0.753
SDQ12	B27	0.886
SDQ13	D27	0.867
SDQ14	D26	0.773
SDQ15	E25	0.645
SDQ16	D24	0.722
SDQ17	E23	0.602
SDQ18	C22	0.699
SDQ19	E21	0.566
SDQ20	C24	0.785
SDQ21	B23	0.781
SDQ22	D22	0.640
SDQ23	B21	0.711
SDQ24	C21	0.627
SDQ25	D20	0.555
SDQ26	C19	0.587
SDQ27	D18	0.522
SDQ28	C20	0.615
SDQ29	E19	0.487
SDQ30	C18	0.579
SDQ31	E17	0.521

DDR Data Signals(2)		
Signal	MCH ball	Package length(in)
SDQ32	E13	0.432
SDQ33	C12	0.543
SDQ34	B11	0.596
SDQ35	C10	0.590
SDQ36	B13	0.639
SDQ37	C13	0.552
SDQ38	C11	0.588
SDQ39	D10	0.626
SDQ40	E10	0.533
SDQ41	C9	0.605
SDQ42	D8	0.587
SDQ43	E8	0.522
SDQ44	E11	0.523
SDQ45	B9	0.715
SDQ46	B7	0.706
SDQ47	C7	0.643
SDQ48	C6	0.700
SDQ49	D6	0.664
SDQ50	D4	0.760
SDQ51	B3	0.922
SDQ52	E6	0.640
SDQ53	B5	0.846
SDQ54	C4	0.810
SDQ55	E5	0.670
SDQ56	C3	0.859
SDQ57	D3	0.811
SDQ58	F4	0.723
SDQ59	F3	0.814
SDQ60	B2	0.949
SDQ61	C2	0.893
SDQ62	E2	0.865
SDQ63	G5	0.689


DDR ECC Signals		
Signal	MCH ball	Package length(in)
SCB0	C16	0.570
SCB1	D16	0.526
SCB2	B15	0.623
SCB3	C14	0.533
SCB4	B17	0.621
SCB5	C17	0.583
SCB6	C15	0.540
SCB7	D14	0.503

DDR Data Strobe Signals		
Signal	MCH ball	Package length(in)
SDQS0	F26	0.651
SDQS1	C26	0.775
SDQS2	C23	0.738
SDQS3	B19	0.636
SDQS4	D12	0.493
SDQS5	C8	0.596
SDQS6	C5	0.776
SDQS7	E3	0.821
SDQS8	E15	0.520


DDR Clock Signals		
Signal	MCH ball	Package length(in)
SCK0	E14	0.453
SCK#0	F15	0.432
SCK1	J24	0.454
SCK#1	G25	0.587
SCK2	G6	0.551
SCK#2	G7	0.543
SCK3	G15	0.371
SCK#3	G14	0.349
SCK4	E24	0.610
SCK#4	G24	0.548
SCK5	H5	0.589
SCK#5	F5	0.693

Micro-Star	Title	Rev
	MS-6549	00B
Document Number		
DDR Layout Guideline3		
Last Revision Date: Tuesday, November 27, 2001		Sheet of

Power Delivery Map



Micro-Star	Title	MS-6549	Rev	00B
	Document Number	Power Delivery Map		
Last Revision Date: Tuesday, November 27, 2001		Sheet	34	of 36



Micro-Star	Title	MS-6549	Rev	00B
	Document Number	PACKING BOM		
Last Revision Date:				
Wednesday, November 28, 2001				
Sheet		35	of	35

Revision History

Revision History (Changes from Rev 0A)

15	Change J7 from 2 pin to 3 pin for LG request
18	Add R906 for VCC_DIMM work normal.