

Cover Sheet	1
Block Diagram	2
GPIO Spec.	3
Clock CY28324 & ATA100 IDE CONNECTORS	4
mPGA478-B INTEL CPU Sockets	5 - 6
INTEL Brookdale MCH -- North Bridge	7 - 8
INTEL ICH2 -- South Bridge	9 - 10
LPC I/O W83627HF	11
PCI AUDIO-CMI8738	12
AUDIO 6 CHANNEL CONTROL	13
Front Audio & GAME	14
FWH -- BIOS	15
SDR DIMM-168PIN DIMM1,2,3	16
AGP 4X SLOT (1.5V) & PCI SLOT 4	17
PCI SLOT 1 & 2 & 3	18
Front Panel & Connectors	19
USB & FAN Connectors	20
Votlage Regulator	21
HIP6301V CPU Power (PWM)-VRM9.2	22
IO Connectors	23
1394	24
JUMPER SETTING	25
MANUAL	26
LAYOUT GUIDE	27~30
Power Delivery Map	31

MS-6527

Version 11A
10/05/2001 Update

INTEL (R) Brookdale Chipset
Willamette/Northwood 478pin mPGA-B Processor Schematics

CPU:
Willamette/Northwood mPGA-478B Processor

System Brookdale Chipset:

**INTEL MCH (North Bridge) +
INTEL ICH2 (South Bridge)**

On Board Chipset:

BIOS -- FWH
LPC Super I/O -- W83627HF
Clock Generation -- CY28324
PCI SOUND -- C-MEDIA CMI8738
PCI 1394 --TI TSB43AB22

Expansion Slots:

AGP2.0 SLOT * 1
PCI2.2 SLOT * 4

Standard:Wo/1394, Wo/Front Audio
Opt A:W/1394, W/Front Audio, Wo/PCI4

Micro-Star	Title MS-6527	Rev 11A
Document Number	Cover Sheet	
Last Revision Date: Friday, October 05, 2001	Sheet	1 of 33

General Purpose I/O Spec.

ICH2

GPIO Pin	Type	Function
GPIO 0	I	Non Connect
GPIO 1	I	Non Connect
GPIO 2~4	I	Not Implemented
GPIO 5	I	Non Connect
GPIO 6	I	AC97 Enabled/Disabled
GPIO 7	I	None
GPIO 8	I	LAN Wake Up
GPIO 9	I	AC'97 Serial Data In
GPIO 10	I	Non Connect
GPIO 11	I	Non Connect
GPIO 12	I	External SMI
GPIO 13	I	LPC PME
GPIO 14~15	I	Not Implemented
GPIO 16	O	Non Connect
GPIO 17	O	Non Connect
GPIO 18	O	Not Implemented
GPIO 19	O	Not Implemented
GPIO 20	O	Non
GPIO 21	O	Not Implemented
GPIO 22	OD	4.7K pull up VCC3
GPIO 23	O	BIOS Locked/Unlocked
GPIO 24	I/O	Non
GPIO 25	I/O	Non
GPIO 26	I/O	Non
GPIO 27	I/O	Non
GPIO 28	I/O	Non
GPIO 29~31	O	Not Implemented

FWH

GPIO Pin	Type	Function
GPI 0	I	ATA IDE 1 Detect
GPI 1	I	ATA IDE 2 Detect
GPI 2	I	Reserved
GPI 3	I	Reserved


DLED-Super I/O

GPIO Pin	Type	Function
GP32	I/OD	Non Connect
GP24	I/OD	Non Connect
GP34	I/OD	Non Connect
GP33	I/OD	Non Connect

DEVICE	ICH INT Pin	IDSEL
PCI Slot 1	INTA# INTB# INTC# INTD#	AD16
PCI Slot 2	INTB# INTC# INTD# INTA#	AD17
PCI Slot 3	INTC# INTD# INTA# INTB#	AD18
PCI Slot 4	INTD# INTA# INTB# INTC#	AD19
PCI Audio	INTF#	AD25
PCI 1394	INTH#	AD23

Micro-Star	Title	MS-6527	Rev	11A
Document Number		GPIO Spec.		
Last Revision Date: Friday, October 05, 2001		Sheet	3	of 33

CY28323




Shut Source Termination Resistors




Trace less 0.2"
49.9ohm for 50ohm M/B impedance

CLOCK STRAPPING RESISTORS



Pull-Down Capacitors




used only for EMI issue

Trace less 0.2"


PRIMARY IDE BLOCK

ATA100 IDE CONNECTORS


SECONDARY IDE BLOCK





RESET BLOCK




Micro-Star	Title	Rev
	MS-6527	11A
Document Number	Clock CY28323 & ATA100 IDE	
Last Revision Date:	Friday, October 05, 2001	
Sheet	4	of 33









SM# R218 33 C143 100P HSMI# 5

Figure 1 shows the pin connections for the ATmega328P microcontroller. The connections are as follows:

- VCC:**
 - FERR# (R279, 62K)
 - APIC CLK
 - APIC D0 (R270, 10K)
 - APIC D1 (R250, 10K)
 - KB RST# (R219, 10K)
- GND:**
 - APIC D1 (R250, 10K)
- VCC3:**
 - SERIRQ (R256, 6.2K)
 - KB RST# (R219, 10K)
 - A20GATE# (R220, 10K)
- VCC5:**
 - REQA# (R284, 2.7K)
- VCC3 (also connected to REQA#):**
 - REQA# (R272, 2.7K)


Micro-Star	Title MS-6527	Rev 11A
Document Number Brookdale ICH2 PCI		
Last Revision Date: Friday, October 05, 2001		Sheet 9 of 33

Place one 0.1uF/0.01uF pair in each corner and 2 on opposite sides close to IC2 if it fit


Distribute near the 1.8V power pin of the ICH2

Distribute near the VCC1_8SB Power pin of the ICH2

ICH2 ASIC / RTC / AC'97/GPIO/LPC/USB/IDE SIGNALS




ICH2 DECOUPLING CAPACITOR




Distribute near the VCC3_SB power pin of the ICH

CPU ratio safe mode strapping




RTC BLOCK




JBAT1 Clear CMOS		
1-2	Normal	*
2-3	Clear CMOS	

PROCHOT BLOCK



ICH2 STRAPPING RESISTORS



Micro-Star	Title	Rev
	MS-6527	11A
Document Number		
Brookdale ICH2 Other		
Last Revision Date:		
Friday, October 05, 2001		
Sheet		
10 of 33		



Diagram showing the connections for pins 1 to 5 of the IR1 module:

- Pin 1: VCC5
- Pin 3: IRRX
- Pin 4: IRRX
- Pin 5: IRTX

THERMAL RESISTOR BLOCK

Pin 1 VIN VCC FB13 120S/0805 VCC5

Pin 2 VIN GND CB102 104P FB12 120S/0603

TMP VREF	
R157 10KST	CPU TMP
RT1 X_R-TD-C0603	VIN_GND

TMP VREF	
R166 10KST	SYS TMP
RT2 R-TD-C0603	VIN_GND

NOTE: LOCATE CLOSE SOCKET478 STATUS PANEL

TMP VREF R163 30K CPU TMPA

+12V $\xrightarrow{R145 \ 1k}$ $\xrightarrow{2 \ 28kST}$ $\xrightarrow{+12VIN}$
 -12V $\xrightarrow{R150 \ 1k}$ $\xrightarrow{2 \ 232kST}$ $\xrightarrow{-12VIN}$
 -5V $\xrightarrow{R160 \ 1k}$ $\xrightarrow{2 \ 120kST}$ $\xrightarrow{-5VIN}$
 VTIN_GND $\xrightarrow{R144 \ 10kST}$ $\xrightarrow{TMP_VREF}$
 $\xrightarrow{R161 \ 56kST}$ $\xrightarrow{TMP_VREF}$
 $\xrightarrow{R149 \ 56kST}$ $\xrightarrow{TMP_VREF}$

SPEAKER BLOCK

SOUTA	L: Disable KBC	H: Enable KBC
SOUTB	L: 24MHZ	H: 48MHZ
RTSA#	L: CEAD=2F	H: CEAD=4F
DTRA#	L: PNP Default	H: PNP no Default

Micro-Star	Title	MS-6527	Rev	11A
Document Number		LPC I/O W83627HF		
Last Revision Date: Friday, October 05, 2001		Sheet	11	of 33

C-MEDIA CM18738MX PCI AUDIO

SOFTWARE CONTROL
HI=6CHANNEL

13 6CH_CTRL

+5VR
C168 104P
C168 near U19 pin81,88

14 MID_OUT
14 MID_IN
14 JYS_AX0
14 JYS_AX1
14 JYS_AX2
14 JYS_AX3
14 JYS_PB0
14 JYS_PB1
14 JYS_PB3
14 JYS_PB2
14 SPDIF0

CMTXD
R300 4.7K
4.7K 4.7K

CMIMIC_IN 13
PCSPK 13
AUXRX 13.14
AUXLX 13.14
LIN_IN_R 13
LIN_IN_L 13
CDRX 13
CDLX 13
CDGNDX 13

4 Channel need 270P CAP

BASS C162 X 270P
CENTER C161 X 270P
ADCHR C158 102P
ADCHL C156 102P
CENTER 13
BASS 13

AD[0..31] AD[0..31] 9.17,18,24
C_BE#[0..3] C_BE#[0..3] 9.17,18,24

VCC5 JSPDIF0
SPDIF0 1
2
3
YJ103

SPDIF1 JSPDIFI
2
1
YJ102

6 Channel NC 104P CAP

C148 X 104P
C153 +
C149 104P
C150 104P
C151 104P
C152 104P
R22P 1K
C154 105P

LINE LOUT LINE_ROUTE 14
LINE_LOUT 13.14

ELSI0UT10V-B

C148 X 104P

C153 +

C149 104P

C150 104P

C151 104P

C152 104P

R22P 1K

C154 105P

LINE LOUT

R539 1K

AUDIO_14 4

X 14.318MHZ

C145 X 20P

C146 X 20P

BP2MM/AUDIO
1-2 1 DISABLE
2-3 2 ENABLE *

From M/B South Bridge GPIO CONTROL
ENABLE
* MBCSZ : AUDIO CHIP SELECT
HI : DISABLE
LOW : ENABLE

JP2 DVDD
1 2 3
XMBSCSZ
YJ103

+5VR
R20 4.7K
EECS

Internal ID
Selection

L7 X_80S/0805
L8 80S/0805
VCC5
VCC3
4 Channel Chipset use 5V
6 Channel Chipset use 3.3V

R360 X 4.7K
R351 X 4.7K
R337 X 4.7K
SPOIF2
MDSEL

10,18 INTF# INTE#
4,7,11,15,24 PCIRST#1 PCIRST#1
4 AUDPCLK AUDPCLK
9,18 PGNT#4 PGNT#4
9,18 PREQ#4 PREQ#4

AD31
AD30
AD29

XA28
XA27
XA26
XA25
XA24
XA23
XA22
XA21
XA20
XA19
XA18
XA17
XA16
XA15
XA14
XA13
XA12
XA11
XA10

AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10

XA28
XA27
XA26
XA25
XA24
XA23
XA22
XA21
XA20
XA19
XA18
XA17
XA16
XA15
XA14
XA13
XA12
XA11
XA10

AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10

XA28
XA27
XA26
XA25
XA24
XA23
XA22
XA21
XA20
XA19
XA18
XA17
XA16
XA15
XA14
XA13
XA12
XA11
XA10

AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10

XA28
XA27
XA26
XA25
XA24
XA23
XA22
XA21
XA20
XA19
XA18
XA17
XA16
XA15
XA14
XA13
XA12
XA11
XA10

AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10

XA28
XA27
XA26
XA25
XA24
XA23
XA22
XA21
XA20
XA19
XA18
XA17
XA16
XA15
XA14
XA13
XA12
XA11
XA10

AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10

XA28
XA27
XA26
XA25
XA24
XA23
XA22
XA21
XA20
XA19
XA18
XA17
XA16
XA15
XA14
XA13
XA12
XA11
XA10

AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10

XA28
XA27
XA26
XA25
XA24
XA23
XA22
XA21
XA20
XA19
XA18
XA17
XA16
XA15
XA14
XA13
XA12
XA11
XA10

AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10

XA28
XA27
XA26
XA25
XA24
XA23
XA22
XA21
XA20
XA19
XA18
XA17
XA16
XA15
XA14
XA13
XA12
XA11
XA10

AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10

XA28
XA27
XA26
XA25
XA24
XA23
XA22
XA21
XA20
XA19
XA18
XA17
XA16
XA15
XA14
XA13
XA12
XA11
XA10

AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10

XA28
XA27
XA26
XA25
XA24
XA23
XA22
XA21
XA20
XA19
XA18
XA17
XA16
XA15
XA14
XA13
XA12
XA11
XA10


AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10

XA28
XA27
XA26
XA25
XA24
XA23
XA22
XA21
XA20
XA19
XA18
XA17
XA16
XA15
XA14
XA13
XA12
XA11
XA10



AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10

Micro-Star	Title	MS-6527	Rev	11A
Document Number	CM18738 PCI AUDIO			
Last Revision Date:	Friday, October 05, 2001			
Sheet	12	of	33	


SPEAKER OUT CIRCUIT






GAME/MIDI CONNECTOR



SPEAKER OUT JACK




FOR MSI INTERNAL HEADER



Part	R585	R586	audio1	C281	C282	C283	C284	C285	C300
Standard	0	0	X	X	X	X	X	X	X
Opt:A	X	X	0	X	X	X	X	X	X


Micro-Star	Title	MS-6527	Rev	11A
Document Number				
Front Audio & GAME				
Last Revision Date: Friday, October 05, 2001		Sheet	14	of 33

FirwareHub (FWH)




J7 BIOS Update	
SHORT	Locked
OPEN	Unlocked *


FWH INIT Signal Voltage Translation Block




FWH RESISTORS




FWH DECOUPLING CAPACITORS




VCC_VID / VID_GOOD



Micro-Star	Title	MS-6527	Rev	11A
Document Number		FWH & VCC/VID Good		
Last Revision Date:		Friday, October 05, 2001		
Sheet		15	of	33



VCC5 = 60mils trace / 15 mils space



AGP Slot I max
VCC AGP 8.0A
VCC3 6.0A
VCC12 1.0A
VCC5 2.0A

INTA#
INTB#

```
VREF_GC:form
the graphics
controller to
the chipset
```

Figure 10: Recommended layout for the AGP slot. The diagram shows a cross-section of the AGP slot with various components and their values. At the top, C115 (100pF) and C114 (105pF) are connected to VREF_GG. Below them, C116 (470pF) is connected to VCC_AGP. The central part of the diagram shows a network of resistors (R183, R201, R182, R181) and capacitors (C111, C112) connected to AGPREF (10uA). The bottom part shows C110 (470pF) connected to ground. The label 'NEAR AGP SLOT' is at the bottom.

GIRDY#	R490	X 6.8K	VCC_AGR
GFRAME#	R501	X 6.8K	
GIRDY#	R502	X 6.8K	
GDEVSEL#	R501	X 6.8K	
GSTOP#	R503	X 6.8K	
GFSRR#	R501	6.8K	
GPAR	R504	6.8K	
GFSRRB#	R501	6.8K	
GREQ#	R199	X 6.8K	
GGNT#	R199	6.8K	
ST0	R193	6.8K	
ST1	R184	6.8K	
ST2	R194	6.8K	

LESS 10MILS STUB TRACE LENGTH MUST BE FOLLOWING

Place these resistors between PCI and AGP slot


Part	PCI4	R490
Standard	0	0
Opt:A	X	X


```

IDSEL=AD19
MASTER=PREQ3
INTD#


```

Micro-Star	Title MS-6527	Rev 11A
Document Number AGP Slot & PCI SLOT4		
Last Revision Date: Friday, October 05, 2001		Sheet 17 of 33







BACK PANEL USB CONNECTOR FOR USB PORT 0,1




FRONT PANEL USB CONNECTOR FOR USB PORT 2,3




POWER CIRCUIT FOR USB PORT 0,1




POWER CIRCUIT FOR USB PORT 2,3




CPU FAN





SYSTEM FAN 1




Micro-Star	Title	MS-6527	Rev	11A
	Document Number	USB & FAN Connectors		
Last Revision Date:		Friday, October 05, 2001	Sheet	20 of 33









Jumper Setting & Connector Setting

Jumper	Description	Connector	Description
J1	SDR SIMULATION	U3	INTEL mPGA478-B CPU
J2	AGP SIMULATION	IDE1	Primary
J3	AUDIO REAR PHONE JACK (LINE_IN, LINE_OUT, MIC_IN)	IDE2	Secondary
J4	AC_SDOUT HEADER	DIM1	SDRAM DIMM1
J5	CHASSIS INTRUSION HEADER	DIM2	SDRAM DIMM2
J7	BIOS function	AGP1	AGP Slot
1-2	Normal (Default)	PCI1	PCI Slot1
2-3	Configuration Mode	PCI2	PCI Slot2
		PCI3	PCI Slot3
		PCI4	PCI Slot4
		COM1	Serial Port
JBAT1	CLEAR CMOS	COM2	Serial Port
1-2	NORMAL (Default)	LPT	Parallel Port
2-3	CLEAR CMOS	FDD1	Floopy
IR1	IR HEADER	JMDM1	MODEM RING HEADER
CD_IN1	CDROM HEADER (ATAPI)	JWOL1	LAN WAKEUP HEADER
AUX_IN1	AUDIO AUX HEADER (ATAPI)	KBMS1	PS/2 Keyboard and PS/2 mouse
MDM_IN1	TELEPHONY HEADER (ATAPI)	CPU_FAN	CPU FAN HEADER
		SYS_FAN	System FAN HEADER
		USB	USB REAR CONNECTOR
JP2	H/W AUDIO SELECT HEADER	USB1	USB FRONT HEADER
1-2	Disable	POWER	ATX Power
2-3	Enable (Default)	F_P1	Front Panel
JP4	K/M Power on	JPW1	ATX12V Power
1-2	S3,S5 both work (Default)	JSPDIFO	SPDIF_OUT
2-3	Only S3 work	JSPDIFI	SPDIF_IN
JP5	Buzzer	JAUDIO1	Front AUDIO HEADER
1-2	From Buzzer (Default)		
2-3	From Audio		

Micro-Star	Title MS-6527	Rev 11A
Document Number JUMPER SETTING		
Last Revision Date: Friday, October 05, 2001		Sheet 25 of 33

PCB OTHER COMPONENT

SIMULATION TRACE

BS1, BS2, BS3, BS4, BS5, BS6, BS7, BS8, BS9, FM1, FM2, FM3, FM4, FM5, FM6, FM7, FM8, U3, U4, J1, J2, VCC5, SDR, AGP

Micro-Star Title **MS-6527** Rev **11A**

Document Number **MANUAL**

Last Revision Date: Friday, October 05, 2001 Sheet 26 of 33

5 4 3 2 1

PCB OTHER COMPONENT

SIMULATION TRACE

BS5 BS3 BS6 BS2

BS4 BS1 BS7 BS8

BS1_X1 BS2_X1 BS3_X1 BS4_X1 BS6_X1 BS7_X1 BS8_X1 BS9_X1

FM1 FM2 FM3 FM4 FM5 FM6 FM7 FM8

U3_X1 U4_X1

J1 J2


SDR AGP

VCC5

1 2 3 4 5

A B C D E

Document Number	Title	Rev
Micro-Star	MS-6527	11A
MANUAL		
Last Revision Date: Friday, October 05, 2001	Sheet	26 of 33



5 4 3 2 1

PCB OTHER COMPONENT

SIMULATION TRACE

BS5 BS3 BS6 BS2

BS4 BS1 BS7 BS8

BS1_X1 BS2_X1 BS3_X1 BS4_X1 BS6_X1 BS7_X1 BS8_X1 BS9_X1

FM1 FM2 FM3 FM4 FM5 FM6 FM7 FM8

U3_X1 U4_X1

J1 J2

SDR AGP

VCC5

1 2 3 4 5

A B C D E

Document Number	Title	Rev
Micro-Star	MS-6527	11A
MANUAL		
Last Revision Date: Friday, October 05, 2001	Sheet	26 of 33

5 4 3 2 1

PCB OTHER COMPONENT

SIMULATION TRACE

BS5 BS3 BS6 BS2

BS4 BS1 BS7 BS8

BS1_X1 BS2_X1 BS3_X1 BS4_X1 BS6_X1 BS7_X1 BS8_X1 BS9_X1

FM1 FM2 FM3 FM4 FM5 FM6 FM7 FM8

U3_X1 U4_X1

J1 J2

SDR AGP

VCC5

1 2 3 4 5

A B C D E

Document Number	Title	Rev
Micro-Star	MS-6527	11A
MANUAL		
Last Revision Date: Friday, October 05, 2001	Sheet	26 of 33

5 4 3 2 1

PCB OTHER COMPONENT

SIMULATION TRACE

BS5 BS3 BS6 BS2

BS4 BS1 BS7 BS8

BS1_X1 BS2_X1 BS3_X1 BS4_X1 BS6_X1 BS7_X1 BS8_X1 BS9_X1

FM1 FM2 FM3 FM4 FM5 FM6 FM7 FM8

U3_X1 U4_X1

J1 J2

SDR AGP

VCC5

1 2 3 4 5

A B C D E

Document Number	Title	Rev
MANUAL	MS-6527	11A
Last Revision Date: Friday, October 05, 2001		
Sheet	26	of 33

Norminal 4-layer Board Stackup

1.Board spec.

Description	Target Value	notes
Micro-stripline Er	4.2 - 4.5	
Trace Thickness	1.3 - 1.42 mils	1
Board Thickness	62 mils	
Material	FR4	
Fab Construction	4 layer	

2.Board each layer thickness .

Description	Target Value	Tolerance(+/- mils)
(Layer 1) Top layer	1.4 mil	See notes 1
Perpreg	4.0 mil	0.3
(Layer 2) Power layer	1.4 mil	0.2
Core	48 mil	5
(layer 3) Ground layer	1.4 mil	0.2
Perpreg	4.0 mil	0.3
(layer 4) Bottom layer	1.4 mil	See notes 1

3.Via Stack

Description	Target Value
Via Pad	26 mil
Via Anti-Pad	40 mil
Via Finiched hole	14 mil
Signal Pad(BGA)	20 mil

4.CPU GTL+ bus impedance = 50 Ohm(7mil trace width)

5.CPU asynchronous GTL+,AGP,Memory and Hub-link bus impedance = 60 Ohm(5mil trace width)

CPU Routing Guidelines

1.CPU data synchronous signal groups and the associate strobe

Signals	Associated Strobe
REQ[4:0]#,A[16:3]#	ADSTB0#
A[31:17]#	ADSTB1#
D[15:0]#,DBI0#	DSTBP0#,DSTBN0#
D[31:16]#,DBI1#	DSTBP1#,DSTBN1#
D[47:32]#,DBI2#	DSTBP2#,DSTBN2#
D[63:48]#,DBI3#	DSTBP3#,DSTBN3#

***All the system bus signals must be referenced to GND**

2.Trace edge to edge spacing greater than 3:1(about 12 mils) versus trace to GND plane height ratio

3.2" - 10" from pin to pin and each data signal group should be routed to same length within +/-100 mils of the associated strobes.Additional CPU,MCH internal trcae length(see Table-1)must be included.The calculation trace length follow (Table-2).

4.A pair data strobe should be routed to the same length within +/- 25mils, if one strobe switch layers, and another switch layer in the same manner.Additional CPU,MCH internal trace length(See Table-1)must be incuded.The calculation trace length follow (Table-2)

5.2" - 10" from pin to pin and each address signal group should be routed to same length within +/-200 mils of the associated strobes.Additional CPU,MCH internal trcae length(see Table-1)must be included.The calculation trace length follow (Table-2).

6.Internal addresss strobe trace length(See Table-1) of CPU,MCH must be incuded.The calculation trace length follow (Table-2)

Table - 1

CPU package length + PCB trace length + MCH package length = Total length				
L1	+	L2	+	L3 = Total L4

7.Keep the voltage divider with in 1.5 inches of GTLREF pin.and do not allow the GTLREF routing to splits or discontinuities power plane.

8.CPU Asynchronous GTL+ bus connect to ICH2 trace length


Signal Name	Trace Spacing	Trace Length	Pull-up Resistor
FERR#	7 MIL	1"-12"	62 Ohm +/- 5%
PROCHHOT#	7 MIL	1"-17"	62 Ohm +/- 5%
THERMTRIP#	7 MIL	1"-17"	62 Ohm +/- 5%
A20M#	7 MIL	1"-12"	None
IGNNE#	7 MIL	1"-12"	None
LINT[1:0]	7 MIL	1"-12"	None
SLP#	7 MIL	1"-12"	None
SMI#	7 MIL	1"-12"	None
STPCLK#	7 MIL	1"-12"	None
INIT#	7 MIL	1"-17"	None
PWRGOOD	7 MIL	1"-12"	300 Ohm +/- 5%

9.CPU BCLK,BCLK# should be routed as a differential pair with 7 mil trace and 7 mil spacing between them,2.5" to 10" pin to pin common clock lengths, and 25 mil spacing away form all the signal or clock.

10.DBSY#,DRDY#,TRDY#,ADS#,LOCK#,BNR#,HIT#,HITM#,BPRI#,DEFER#,BR0#,RESET# and RS[2:0]# CPU signal trace length around 2.5" to 10"

11.CPU and MCH package length

Micro-Star	Title	MS-6527	Rev	11A
	Document Number	CPU Bus Layout Guigeline		
	Last Revision Date: Friday, October 05, 2001	Sheet	27 of	33



MCH Routing Guidelines

1.HVREF,HSWNG and HRCOMP signal layout

Signal	Max. Length	Width	Clearance
HVREF	3"	12 mil	10 mil
HSWNG	3"	12 mil	10 mil
HRCOMP	0.5"	10 mil	7 mil

SDRAM Routing Guidelines

1.SDQ[63:0],SCB[7:0] routing rule

3DIMM Layout Guideline


Signal	Length A	Length B	Width	Trace Spacing	Group Spacing
MD[63:0] MDP[7:0]	2.5" - 4.5"	0.4" - 0.6"	5 mil	12 mil	12 mil

2DIMM Layout Guideline

Signal	Length A	Length B	Width	Trace Spacing	Group Spacing
MD[63:0] MDP[7:0]	2.0" - 4.0"	0.4" - 0.6"	5 mil	12 mil	12 mil

Breakout CHIP routing rule

Width/spacing	Max. Length
5 mil / 5 mil	0.5"
5 mil / 8 mil	1.5"



2.SCS#[11:0],SCKE[5:0] routing rule

3DIMM Layout Guideline


Signal	Length C	Width	Trace Spacing	Group Spacing
MCS#[11:0]	3.0" - 4.0"	5 mil	12 mil	12 mil
MCKE[5:0]	3.0" - 4.4"	10 mil	12 mil	12 mil

2DIMM Layout Guideline

Signal	Length C	Width	Trace Spacing	Group Spacing
MCS#[7:0]	3.0" - 4.0"	5 mil	12 mil	12 mil
MCKE[5:0]	3.0" - 4.0"	10 mil	12 mil	12 mil

Breakout CHIP routing rule

Width/spacing	Max. Length
5 mil / 5 mil	0.5"



3.SMA[12:0],SBS[1:0],SRAS#,SCAS#,SWE# routing rule

3DIMM Layout Guideline

Signal	Length E	Length F	Width	Trace Spacing	Group Spacing
MA[12:0] MBS[1:0] MRAS# MCAS# MWE#	2.5" - 4.0"	0.4" - 0.6"	5 mil	10 mil	12 mil

3DIMM Breakout CHIP routing rule


Width/spacing	Max. Length
5 mil / 5 mil	0.5"
5 mil / 8 mil	1.0"

2DIMM Layout Guideline

Signal	Length E	Length F	Width	Trace Spacing	Group Spacing
MA[12:0] MBS[1:0] MRAS# MCAS# MWE#	2.0" - 3.0"	0.4" - 0.6"	5 mil	10 mil	12 mil

2DIMM Breakout CHIP routing rule

Width/spacing	Max. Length
5 mil / 5 mil	0.5"
5 mil / 8 mil	1.5"



4.SCK[11:0] routing rule

3DIMM Layout Guideline

Signal	Length G	Length H	Length I	Length J	Length K	Width	Trace Spacing	Group Spacing
MCLK[11:0]	See Table-3	0.0" - 1.0"	0.0" - 0.25"	4.0" - 5.0"	0.0" - 1.5"	7 mil	15 mil	15 mil

2DIMM Layout Guideline

Signal	Length G	Length H	Length I	Length J	Length K	Width	Trace Spacing	Group Spacing
MCLK[7:0]	See Table-3	0.0" - 1.0"	0.0" - 0.25"	4.0" - 5.0"	0.0" - 1.5"	7 mil	15 mil	15 mil

3DIMM Total Length Limits

MCH package length G + Length H + Length J = Total length				
G	+	H	+	J = 5.9"/- 50mils

2DIMM Total Length Limits

MCH package length G + Length H + Length J = Total length				
G	+	H	+	J = 5.3"/- 50mils

Breakout CHIP routing rule

Width/spacing	Max. Length
7 mil / 5 mil	0.5"
7 mil / 10 mil	1.0"





Table - 3

SCK Signal	Package Trace Length(")
MCLK0	0.404
MCLK1	0.353
MCLK2	0.865
MCLK3	0.893
MCLK4	0.371
MCLK5	0.349
MCLK6	0.814
MCLK7	0.821
MCLK8	0.483
MCLK9	0.432
MCLK10	0.589
MCLK11	0.689

Micro-Star	Title MS-6527	Rev 11A
Document Number PC133 DIMM DG I		
Last Revision Date: Friday, October 05, 2001		Sheet 29 of 33



[illegible]

Revision History

Revision History (Changes from Rev 0A)

3	Reserve R577,R578,Q79 for power down issue.
12	Change SPDIF from U19.113 to U19.86.
13	C160, C163 change size from 0805 to 1206. C218, C219, C220, C221, C187, C188, C189 change size from 0805 to 0603. Add R558, R559, R560, R561, R563, R564, C310, C315, C316 for CMI8738 reference circuit. To exchange CENTER and BASS signal.
14	C229, C230 change size from SMD 47u to Dip 470u. CN23 change size from CM0603 8P4R to CM0603*4. Change RN38 from GND to JVCC for game port circuit error.
15	Add R544, R545, R546, R547, R548, R549, R550, R551, R552, R573, Q75, Q76, Q77, Q78, U33, VR4 for thermtrip circuit.
19	Add R547, CT51 for LG requirement. Add R565, R566 for LED circuit modify.
20	Add R553, R554, R555, R556, R557, D26, Q74, C317 for SYS_FAN2 circuit.
22	Add R575, R576, VR5 for change VID power form 3.3V to 12V.
24	Add FS5, FB44, FB46, C304, C305, R567 for changePort0 from 6 pin to 8 pin. Add FS6, FB45, FB47, R568, R569, R570, R571, R572, C306, C307, C308, C309, RN39, U32 for 1394 PORT1. Change R533, R534, R467 from connect L9.1 to connect L9.2 for 1394 circuit error.

Revision History (Changes from Rev 100)

	Layout move RTCRST# signal for to avoid touch APIC_D0 signal.
--	---

Revision History (Changes from Rev 110)

20	Add R593 for CPU FAN use.
	Increase X2 crystal wire fixer hole for factory issue.

Revision History (Changes from Rev 0B)

3	Reserve R591 for P4 133 CPU BSEL.
8	Reserve R587, R588 for P4 133 CPU BSEL.
13	C160, C163 change size from 0805 to 1206.
14	Add R585, R586 for remove JAUDIO1 use. Add CP2 for EMI test.
19	Remove R432 for ESD test.
20	Remove R553, R554, R555, R556, R557, D26, Q74, C317, S_FAN2. And add one SCREW_HOLE
22	Add R592 for cosdown JP4.
23	Add R582 connect +12V to P+12V for Print issue. Change Q65, Q66, Q67, Q68, Q69, Q70, Q71, Q72, Q73 pin1 from -12V to Gnd for Print issue. Change Q65, Q66, Q67, Q68, Q69, Q70, Q71, Q72, Q73 pin2 from +12V to P+12V for Print issue.
24	Change U27 pin20, 35, 48, 62, 78 from DUAL3_3 to VCC5 for 43AB22. And change U26 pin8, R465, R466 from DUAL3_3 to VCC5 for 43AB22. Reserve R580, R581, R589, R590 for PCIRST#1 direct connect S_RST. Add R565, R566 for LED circuit modify.

