

MS-6514

Version 0B
05/21/2001 Update

Cover Sheet	1
Block Diagram	2
Clock CY28324 & ATA100 IDE CONNECTORS	3
mPGA478-B INTEL CPU Sockets	4 - 5
INTEL Brookdale MCH845 -- North Bridge	6 - 7
INTEL ICH2 -- South Bridge	8 - 9
LPC I/O -- LPC47M142 & H/W Monitoring -- HECETA6	10
AC'97 Codec AD1885 & Amplifier TL072	11
FWH -- BIOS & Manual	12
SDR DIMM-168	13
AGP 4X SLOT (1.5V)	14
PCI SLOT 1 & 2 & 3	15
IO Connectors	16
USB Hub & USB Connectors	17
Front Panel & ATX Connectors & FAN	18
Voltage Regulator	19
Intersil HIP6301V+HIP6601A/02A-- CPU Power (VRM9.2)	20
JUMPER SETTING	21
GPIO SETTING	22
HISTORY 1	23

INTEL (R) Brookdale Chipset
Willamette/Northwood 478pin mPGA-B Processor Schematics

CPU:

Willamette/Northwood mPGA-478B Processor

System Brookdale Chipset:

**INTEL MCH845 (North Bridge) +
INTEL ICH2 (South Bridge)**


On Board Chipset:


**BIOS -- FWH
AC'97 Codec -- AD1885
LPC Super I/O -- LPC47M142
Clock Generation -- CY28324
H/W Monitoring -- HECETA6 (Option)**

Expansion Slots:

**AGP2.0 SLOT (1.5V) * 1
PCI2.2 SLOT * 3**

		MICRO-STAR	
		H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang	
Title COVER SHEET			
Size	Document Number MS-6514		Rev 0B
Date: Monday, May 21, 2001		Sheet	1 of 23





CPUCLK	R86	49.9
CPUCLK#	R91	49.9
MCCLK	R93	49.9
MCCLK#	R95	49.9
ITP_CLK	R74	49.9
ITP_CLK#	R78	49.9

Trace less 0.2"

49.9ohm for 50ohm M/B impedance

CPUCLK	C102	X	10p	/N
CPULCK#	C105	X	10p	/N
MCCLK	C108	X	10p	/N
MCCLK#	C110	X	10p	/N
ITP_CLK	C95	X	10p	/N
ITP_CLK#	C96	X	10p	/N
MCH 66	C113	X	10p	/N
ICH 66	C114	X	10p	/N
AGPCLK	C117	X	10p	/N
ICH PCLK	C97	X	10p	/N
FWH PCLK	C98	X	10p	/N
PCICLK0	C107	X	10p	/N
PCICLK1	C109	X	10p	/N
PCICLK2	C111	X	10p	/N
SIO PCLK	C112	X	10p	/N
APIC_CLK	C103	X	10p	/N
ICH 48	C115	X	10p	
SIO 48	C119	X	10p	
ICH 14	C92	X	10p	
AC 14	C88	X	10p	
CODE 14	C89	X	10p	
SIO 14	C90	X	10p	

FS4 R84 10K VCC3V
FS3 R79 10K VCC3V

FS1 R120 10K/N VCC3V
R121 1K

FS0 R110 10K VCC3V
R104 1K 7/N

FS2 R73 1K

MODE R85 1K

MUL0 R67 10K VCC3V
R70 1K 7/N

MUL1 R69 10K VCC3V
R68 1K 7/N

C_STP# R72 1K/N VCC3V
P_STP# R81 1K/N

R13, R14 Support CY28324 install.

SMBCLK R66 4.7K
SMBDATA R63 4.7K VCC3V

used only for EMI issue
Trace less 0.2"

IDE2
CN-BH-D2x20-1.21-8L-ZBT-S1

(9) PDD[0..7] (9) PDD[8..15] (9)

(9) PD_DREQ (9) PD_IOW# (9) PD_IOR# (9) PD_IORDY (9) PD_DACK# (8) IRQ14 (9) PD_A1 (9) PD_A0 (9) PD_CS#1 (18) PD_LED

R358 33 R362 470 R316 0 R354 47K C242 220p R363 10K C243 X_4700p /N

VCC5 VCC3

IDE1
D2x20-1.21-WH-SBT

(9) SDD[0..7] (9) SDD[8..15] (9)

(9) SD_DREQ (9) SD_IOW# (9) SD_IOR# (9) SD_IORDY (9) SD_DACK# (8) IRQ15 (9) SD_A1 (9) SD_A0 (9) SD_CS#1 (18) SD_LED

R344 33 R337 470 R318 0 R355 47K C228 220p R338 10K C229 X_4700p /N

VCC5 VCC3

RESET BLOCK

(8) PCIRST# (8) PCIRST#

U17A DM7407-SOIC14 (VCC5_SB)

R332 330 VCC3

PCIRST#1 (6,10,12)

U17B DM7407-SOIC14 (VCC5_SB)

R96 330 VCC3

PCIRST#2 (14,15)

U24 NPN-3904LT1-S-SOT23

U25 NPN-3904LT1-S-SOT23

R307 4.7K R308 4.7K R313 4.7K R311 10K

VCC3 VCC5






HD_RST#

MICRO-STAR
H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang



File: **CLOCK CY28324 & ATA100 IDE**


Size: Document Number: **MS-6514** Rev: 0B

Date: Monday, May 21, 2001 Sheet: 3 of 23




[illegible][illegible]







MCH REFERENCE VOLTAGE



MCH MEMORY CLOCK RC CIRCUITS



MCH DECOUPLING CAPACITOR



MICRO-STAR

H/W Project Leader : Andy Chen


H/W Project Engineer : Prudence Wang

Title Brookdale MCH2 & AGP SLOT


Size Document Number MS-6514

Date: Monday, May 21, 2001 Sheet 7 of 23


ICH2 PCI / HUB LINK / CPU / LAN / INTERRUPT SIGNALS




ICH2 DECOUPLING CAPACITORS



Place one 0.1U/0.01U pair in each corner and 2 on opposite sides close to ICH2 if it fit




Distribute near the 1.8V power pin of the ICH2




Distribute near the VCC1_8SB Power pin of the ICH2


ICH2 SMI# SIGNAL



ICH2 STRAPPING RESISTORS



ICH2 REFERENCE VOLTAGE



Place Cap. as Close as possible to ICH2
Trace width use 15 mils and 15mils space




MICRO-STAR

HW Project Leader : Andy Chen
HW Project Engineer : Prudence Wang


Brookdale ICH2 PCI			
Size	Document Number	MS-6514	Rev 0B
Date:	Monday, May 21, 2001	Sheet	8 of 23

ICH2 ASIC / RTC / AC'97 / GPIO / LPC / USB / IDE SIGNALS




JBAT1 Clear CMOS		
1 - 2	Normal	*
2 - 3	Clear CMOS	


ICH2 DECOUPLING CAPACITOR




Distribute near the VCC3_SB power pin of the ICH




PROCHOT BLOCK




CODEC CLOCK




ICH2 STRAPPING RESISTORS



RESUME RESET CIRCUIT BLOCK




INTRUDER




MICRO-STAR

H/W Project Leader : Andy Chen		H/W Project Engineer : Prudence Wang	
Brookdale ICH2 OTHER			
Size		Document Number	
Date: Monday, May 21, 2001		Sheet 9 of 23	
MS-6514		Rev 08	

LPC SUPER I/O LPC47M142




H/W MONITOR -- INTEL HECETA6




H/W MONITOR DECOUPLING CAPACITORS



LPC I/O DECOUPLING CAPACITORS




LPC I/O STRAPPING RESISTOR




SYS_ADDR
H: 0x04E
L: 0x02E (DEFAULT)

		MICRO-STAR H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang	
		Title LPC I/O LPC47M142 & H/W MONITOR HECETA6	
Size Document Number	MS-6514		Rev 0B
Date: Monday, May 21, 2001		Sheet 10 of 23	


Firmware Hub (FWH)




FWH DECOUPLING CAPACITORS




FWH INIT Signal Voltage Translation Block




FWH RESISTORS





BIOS Lock Mode Block



BIOS Configuration Mode Block




PCB OTHER COMPONENT



SIMULATION TRACE







VCC5 = 60mils trace / 15 mils space



AGP SIGNAL REFERENCE CIRCUIT




AGP TERMINATION RESISTORS



LESS 10MILS STUB TRACE LENGTH MUST BE FOLLOWING
Place these resistors between PCI and AGP slot

AGP SLOT DECOUPLING CAPACITORS




MICRO-STAR

H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang


Title		HW Project Engineer : Prudence Wang	
AGP SLOT			
Size	Document Number	Rev	OB
	MS-6514		
Date:	Monday, May 21, 2001	Sheet	14 of 23

PCI SLOT 1 (PCI VER: 2.2 COMPLY)




IDSEL = AD25
MASTER = PREQ0
INTF#

PCI SLOT 2 (PCI VER: 2.2 COMPLY)




IDSEL = AD26
MASTER = PREQ1
INTG#

PCI SLOT 3 (PCI VER: 2.2 COMPLY)




IDSEL = AD27
MASTER = PREQ2
INTH#

PCI PULL-UP / DOWN RESISTORS




PCI SLOT DECOUPLING CAPACITORS




MICRO-STAR HW Project Leader : Andy Chen HW Project Engineer : Prudence Wang	
Title: PCI SLOT 1 & 2 & 3	
Size:	Document Number: MS-6514
Date: Monday, May 21, 2001	Sheet: 15 of 23


SERIAL PORT 1




THERMTRIP# CIRCUIT BLOCK



PARALLAL POR




PS2 KEYBOARD & MOUSE CONNECTOR




PS. STANDAR


FLOPPY CONNECTOR



MODEM RING BLOCK



SPEAKER




MICRO-STAFF


H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wong

Title				HW Project Engineer - Providence Ward			
IO CONNECTOR							
Size	Document Number						Rev
	MS-6514						0B
Date:	Monday, May 21, 2001				Sheet	16	of 23


SPARE USB SIGNAL




FRONT PANEL USB CONNECTOR FOR USB PORT 5,6




POWER CIRCUIT FOR USB PORT 5,6




REAR PANEL USB CONNECTOR FOR USB PORT 1,2



POWER CIRCUIT FOR USB PORT 1,2,3,4




REAR PANEL USB CONNECTOR FOR USB PORT 3,4





		MICRO-STAR HW Project Leader : Andy Chen HW Project Engineer : Prudence Wang	
		Title: USB HUB & USB CONNECTORS	
Size	Document Number	MS-6514	
Date: Monday, May 21, 2001	Sheet	17	of 23

REMOVED




POWER TRANSLATOR




1.8V STANDBY POWER TRANSLATOR

(40mils trace / 20 mils space)




3.3V STANDBY POWER TRANSLATOR


(60mils trace / 20 mils space)




REGULATORS OUTPUT DECOUPLING CAPACITORS




VCC5 Discharge residual voltage on Power Off




CPU VID POWER GOOD BLOCK



1.8V/3.3V SEQUENCE CIRCUIT



AGP POWER TRANSLATOR



MICRO-STAR

H/W Project Leader : Andy Chen
H/W Project Engineer : Prudence Wang


VOLTAGE REGULATOR

Size	Document Number	Rev
------	-----------------	-----

MS-6514

Rev
0B

Date: Monday, May 21, 2001 Sheet 19 of 23



Jumper Setting & Connector Setting

Jumper	Description	Connector	Description
J1	BIOS function	U3	Intel mPGA478-B CPU
1-2	Normal	IDE1	Primary IDE
2-3	Configuration Mode (Default)	IDE2	Secondary IDE
REMOVED	Recovery	JTAG	Intel Debug Port
JBAT1	Clear CMOS	BAT1	Battery
1-2	Normal	CD_IN1	CDROM Header (ATAPI)
2-3	Clear CMOS (Default)	U10	BIOS
		DIM1	SDRAM DIMM1
		DIM2	SDRAM DIMM2
		DIM3	SDRAM DIMM3
		FDD1	Floppy
		USB3	USB Internal Front Header
		POWER	ATX Power
KBMS1	PS/2 Keyboard and PS/2 mouse	C_FAN	CPU Fan Header
USB1	4 Ports USB	S_FAN	System Fan Header
COM1	Serial Port	P_FAN	ATX PSU Fan Header
LPT	Parallel Port	F_P1	Front Panel
L_OUT	Audio Line Out Phone Jack	Pin1	Email LED+
L_IN	Audio Line In Phone Jack	Pin2,6,13,16,20	GND
MIC_IN	Audio Mic In Phone Jack	Pin3	Suspend LED+
		Pin4	Suspend LED-
		Pin5	Hard LED+
		Pin7	Power LED-
		Pin8	Speaker+
		Pin9	Key
		Pin10,12	NC
		Pin11	Power LED+
		Pin14	Speaker-
		Pin15	Power Button
		Pin17	LAN LED+
		Pin18	LAN LED-
		Pin19	Reset Button
		JPW1	ATX12V Power

Rear Connector	Description
KBMS1	PS/2 Keyboard and PS/2 mouse
USB1	4 Ports USB
COM1	Serial Port
LPT	Parallel Port
L_OUT	Audio Line Out Phone Jack
L_IN	Audio Line In Phone Jack
MIC_IN	Audio Mic In Phone Jack

Slot	Description
AGP1	AGP Slot
PCI1	PCI Slot1
PCI2	PCI Slot2
PCI3	PCI Slot3

POWER CONSUMPTION

	VCCP	VCC AGP	VCC1_8	VCC3 DIMM	VCC3	VCC5	VCC5_SB	+12V	-12V
CPU	69.0A	0	0	0	0	0	0	NOTE4	0
PMCH	2.4A	NOTE1	0.2A	2.0A	0	0	0	0	0
ICH2	0	0	NOTE3	0	NOTE3	0	NOTE3	0	0
CY28324	0	0	0	0	?	0	0	0	0
AD1885	0	0	0	0	21mA	50mA	0	0	0
FWH -SST	0	0	0	0	15mA	0	0	0	0
WB3627HF	0	0	0	0	0	0	0	0	0
HIP6301	0	0	0	0	0	0	0	0	0
HIP6602A	0	0	0	0	0	0	0	0	0
HIP6601A	0	0	0	0	0	0	0	0	0
SC1547	0	0	0	0	0	0	0	0	0
DIMM	0	0	0	NOTE2	0	0	NOTE2	0	0
AGP	0	8.0A	0	0	6.0A	2.0A	?	1.0A	0
PCI	0	0	0	0	7.6A	5.0A	0	500mA	100mA
USB	0	0	0	0	0	0	0	0	0
USB HUB	0	0	0	0	0	0	0	0	0
FAN	0	0	0	0	0	0	0	0	0
ITL	0	0	0	0	0	0	0	0	0
AMPLIFIER	0	0	0	0	0	0	0	0	0
OTHER	0	0	0	0	0	0	0	0	0

NOTE1 --- MCH
VCC_AGP = VCC1_5 (1.5A) + VCC_AGP (0.37A)

NOTE2 --- DIMM
S0 STATE --- 2.0A * 3 = 6.0A ---> VCC3
S1/S3 STATE --- 200mA * 3 = 600mA ---> VCC3_SB
VCC3_SB --> 600mA*3.3V/5V=396mA --> VCC5_SB

Power	S0	S1	S3/S4/S5
1.8V	300mA	100mA	N/A
1.8V LAN	36mA	28mA	N/A
VCC1_8SB	45mA	30mA	7mA
VCC3	410mA	5mA	N/A
VCC3+562ET	230mA	210mA	N/A
VCC3_SB	25mA	0.6mA	N/A

VCC3_SB =
VCC1_8SB =
VCC5_SB = VCC3_SB + VCC1_8SB

 MICRO-STAR H/W Project Leader : Andy Chen H/W Project Engineer : Prudence Wang		Title	
		JUMPER SETTING	
Size	Document Number		Rev
	MS-6514		0B
Date:	Monday, May 21, 2001	Sheet	21 of 23

GPIO Setting SIO

ICH2

GPIO	Pin	Default	Directory
GPIO0/REQA#	M3	GPIO	Input
GPIO16/GNTA#	L2	GPIO16	Output
GPIO1/REQB#/REQ5#	L3	REQ5#	Input
GPIO17/GNTA#/GNT5#	L4	GNT5#	Output
GPIO11/SMBALERT#	AB17	SMBALERT#	Input
GPIO12	W14	EXTSMI#	Input
GPIO13	AB15	SIO_PME#	Input
GPIO21	L1	CPU_FAN	Output
GPIO22	B14	FDD	Output
GPIO23	A14	NC	Output
GPIO27	AB14	Sleep LED	Output
GPIO28	AA14	NC	Output
GPIO2/PIRQE#	N3	PIRQE#	Input
GPIO3/PIRQF#	N2	PIRQF#	Input
GPIO4/PIRQG#	N1	PIRQG#	Input
GPIO5/PIRQH#	M4	PIRQH#	Input
GPIO6	Y11	PD_DET	Input
GPIO7	AA11	SD_DET	Input
GPIO8	Y14	USB_SENS	Input
GPIO18	A15	Power LED	Output
GPIO19	D14	NC	Output
GPIO20	C14	NC	Output
GPIO24	V21	NC	Output
GPIO25	W15	Power LED	Output

GPIO	Pin	Default	Directory
JB11/GP10	32	NC	Output
JB12/GP11	33	NC	Output
JB21/GP12	34	NC	Output
JB22/GP13	35	NC	Output
JX1/GP14	36	NC	Output
JY1/GP15	37	NC	Output
JX2/GP16	38	NC	Output
JY2/GP17	39	NC	Output
GP20/P17	41	GP20L	Input
MIDI_IN/GP25	46	NC	Output
MIDI_OUT/GP26	47	NC	Output
FAN_CTL1/GP33	55	FAN_CTR1	Output
FAN_CTL2/GP32	54	FAN_CTR2	Output
FAN_SEN1/GP31	52	FAN_SEN1	Input
FAN_SEN2/GP30	51	FAN_SEN2	Input
LED1/GP60	48	PWR_LED	Output
LED2/GP61	49	SUS_LED	Output
SYSOPT/GP24	45	SIO_ADDR	Input
IO_SMI#/GP27	50	EXTSMI#	Output
IO_PME#/GP42	17	SIO_PME#	Output
DDRC/GP43	28	NC	Output
KBRST#/GP36	63	KB_RST#	Output
GA20/GP37	64	A20GATE#	Output
DTR#2/GP57	100	NC	Output
RTS#/GP55	98	NC	Output
TXD2/GP53/IRTX	96	NC	Output
DSR#2/GP54	97	NC	Output
DCD#2/GP51	94	NC	Output
CTS#2/GP56	99	NC	Output
RXD2/GP52/IRRX	95	NC	Output
RI#2/GP50	92	NC	Output
IRTX/GP35	62	GP35	Output
IRRX/GP34	61	FWH WP	Output

 MICRO-STAR HW Project Leader : Andy Chen HW Project Engineer : Prudence Wang		Title	
		GPIO SETTING	
Size	Document Number		Rev
	MS-6514		0B
Date:	Monday, May 21, 2001	Sheet	22 of 23

