

Cover Sheet	1
Block Diagram	2
Power Delivery Map	3
GPIO Spec.	4
Clock ICS950213AF & ATA100 IDE CONNECTORS	5
mPGA478-B INTEL CPU Sockets	6 - 7
INTEL Brookdale-E MCH -- North Bridge	8 - 9
DDR DIMMM1,2	10
DDR Damping & DDR Termination	11
INTEL ICH4 -- South Bridge	12-13
Ac'97 Codec and Audio Connector & Game Port	14
AGP 4X SLOT (1.5V)	15
PCI SLOT 1 & 2 & 3	16
Realtek RTL8100(L) LAN	17
LPC I/O W83627HF	18
FWH & CNR Connector	19
USB & FAN Connectors	20
Front Panel & Connectors	21
ACPI Controller	22
L6719B CPU Power (PWM)-VRM9.0	23
IO Connectors	24
JUMPER SETTING	25
LAYOUT GUIDE	26-30

MS-6507

Version 5.0
11/20/2001 Update

INTEL (R) Brookdale Chipset
Willamette/Northwood 478pin mPGA-B Processor Schematics


CPU:
Willamette/Northwood mPGA-478B Processor

System Brookdale Chipset:
**INTEL MCH (North Bridge) +
INTEL ICH2 (South Bridge)**

On Board Chipset:
BIOS -- FWH
LPC Super I/O -- W83627HF
Clock Generation -- ICS950213AF
AC'97 Codec -- AvanceLogic
AC201A/AC202A

Expansion Slots:
AGP2.0 SLOT * 1
PCI2.2 SLOT * 3
CNR 2.2 SLOT * 1


Micro-Star	Title MS-6507	Rev 5.0
Document Number	Cover Sheet	
Last Revision Date: Friday, December 21, 2001	Sheet 1	of 30



Power Delivery Map

ATX 12V POWER Supply

3.3V	5V	5VSB 1A	12V
------	----	------------	-----



POWER CONSUMPTION

	VCCP	VCC AGP	VCC1 8	VCC3 DIMM	VCC3	VCC5	VCC5_SB	+12V	-12V
CPU	69.0A	0	0	0	0	0	0	NOTE4	0
PMCH	2.4A	NOTE1	0.2A	2.0A	0	0	0	0	0
ICH2	0	0	NOTE3	0	NOTE3	0	NOTE3	0	0
CY28324	0	0	0	0	0	0	0	0	0
AD1885	0	0	0	0	0	0	0	0	0
FWH -SST	0	0	0	0	0	0	0	0	0
W33627HF	0	0	0	0	0	0	0	0	0
HIP6301	0	0	0	0	0	0	0	0	0
HIP6602A	0	0	0	0	0	0	0	0	0
HIP6601A	0	0	0	0	0	0	0	0	0
SC1547	0	0	0	0	0	0	0	0	0
DIMM	0	0	0	NOTE2	0	0	NOTE2	0	0
AGP	0	8.0A	0	0	6.0A	2.0A	?	1.0A	0
PCI	0	0	0	0	0	0	0	0	0
USB	0	0	0	0	0	0	0	0	0
USB HUB	0	0	0	0	0	0	0	0	0
FAN	0	0	0	0	0	0	0	0	0
TTL	0	0	0	0	0	0	0	0	0
AMPLIFIER	0	0	0	0	0	0	0	0	0
OTHER	0	0	0	0	0	0	0	0	0

NOTE1 --- MCH
VCC_AGP = VCC1_5 (1.5A) + VCC_AGP (0.37A)

NOTE2 --- DIMM
S0 STATE --- 2.0A * 3 = 6.0A ---> VCC3
S1/S3 STATE --- 200mA * 3 = 600mA ---> VCC3_SB
VCC3_SB --> 600mA*3.3V/5V=396mA --> VCC5_SB

Power	S0	S1	S3/S4/S5
1.8V	300mA	100mA	N/A
1.8V_LAN	36mA	28mA	N/A
VCC1_8SB	45mA	30mA	7mA
VCC3	410mA	5mA	N/A
VCC3+562ET	230mA	210mA	N/A
VCC3_SB	25mA	0.6mA	N/A

VCC3_SB =
VCC1_8SB =
VCC5_SB = VCC3_SB + VCC1_8SB

Micro-Star	Title MS-6507	Rev
Document Number	Power Delivery Map	
Last Revision Date: Friday, December 21, 2001	Sheet 3	of 30

General Purpose I/O Spec.



ICH4

GPIO Pin	Type	Function
GPIO 0	I	Non Connect
GPIO 1	I	Non Connect
GPIO 2~4	I	Not Implemented
GPIO 5	I	Non Connect
GPIO 6	I	AC97 Enabled/Disabled
GPIO 7	I	None
GPIO 8	I	LAN Wake Up
GPIO 9	I	AC'97 Serial Data In
GPIO 10	I	Non Connect
GPIO 11	I	Non Connect
GPIO 12	I	External SMI
GPIO 13	I	LPC PME
GPIO 14~15	I	Not Implemented
GPIO 16	O	Non Connect
GPIO 17	O	Non Connect
GPIO 18	O	Not Implemented
GPIO 19	O	Not Implemented
GPIO 20	O	Non
GPIO 21	O	Not Implemented
GPIO 22	O	Non
GPIO 23	OD	BIOS Locked/Unlocked
GPIO 24	O	Non
GPIO 25	O	Non
GPIO 26	O	Non
GPIO 27	I/O	Non
GPIO 28	I/O	Non
GPIO 29~31	I/O	Not Implemented


FWH

GPIO Pin	Type	Function
GPI 0	I	ATA IDE 1 Detect
GPI 1	I	ATA IDE 2 Detect
GPI 2	I	Reserved
GPI 3	I	Reserved

DEVICE	ICH INT Pin	IDSEL
PCI Slot 1	INTA# INTB# INTC# INTD#	AD16
PCI Slot 2	INTB# INTC# INTD# INTA#	AD17
PCI Slot 3	INTC# INTD# INTA# INTB#	AD18
PCI Lan	INTC#/INTF#	AD29




Shut Source Termination Resistors




Trace less 0.2"
49.9ohm for 50ohm M/B impedance

CLOCK STRAPPING RESISTORS



Pull-Down Capacitors






used only for EMI issue
Trace less 0.2"

PRIMARY IDE BLOCK


ATA100 IDE CONNECTORS

SECONDARY IDE BLOCK




Micro-Star	Title MS-6507	Rev 5.0
Document Number	Clock CY28323/4 & ATA100 IDE	
Last Revision Date: Friday, December 21, 2001	Sheet 5	of 30


CPU SIGNAL BLOCK



CPU GTL REFERENCE VOLTAGE BLOCK




Every pin put one 220pF cap near it.
Trace Width 15mils, Space 15mils.
Keep the voltage dividers within 1.5 inches of the first GTLREF Pin




CPU STRAPPING RESISTORS

ALL COMPONENTS CLOSE TO CPU




Micro-Star	Title MS-6507	Rev 5.0
Document Number	INTEL mPGA478-B CPU1	
Last Revision Date: Friday, December 21, 2001	Sheet 6	of 30

CPU VOLTAGE BLOCK






CPU DECOUPLING CAPACITORS




PLACE CAPS WITHIN CPU CAVITY

Micro-Star	Title	MS-6507	Rev	5.0
	Document Number	INTEL mPGA478-B CPU2		
Last Revision Date: Friday, December 21, 2001		Sheet 7 of 30		




Micro-Star	Title MS-6507	Rev 5.0
Document Number	Brookdale MCH1	
Last Revision Date: Friday, December 21, 2001	Sheet 8	of 30




DDR TERMINATION




Micro-Star	Title MS-6507	Rev 5.0
Document Number DDR DAMPING		
Last Revision Date: Friday, December 21, 2001		Sheet 11 of 30




MICRO-STAR			
Title			
ICH2			
Size B	Document Number MS-6507		Rev 5.0
Date:	Friday, December 21, 2001	Sheet 12	of 30




ST9756 AC97 CODEC




AUDIO CODE REGULATORS




AUDIO CODE CRYSTAL CIRCUIT



DECOUPLING CAPACITOR



Intel Front Audio Connector




Micro Star Restricted Secret

Title	AC97 CODEC AD1885	Rev	5.0
Document Number	MS-6507		
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		Friday, December 21, 2001	
http://www.msi.com.tw		Sheet 14 of 30	

(5,9) ST[0..2] >>
(9) GAD[0..31] >>
(9) SBA[0..7] >>
(9) GC_BE#[0..3] <<

AGP UNIVERSAL 2X/4X SLOT(AGP VER:2.0 COMPLY)

VCC5 = 60mils trace / 15 mils space




VREF_GC:form
the chipset
to the
graphics
controller

AGP Slot I_{max}
VCC_{AGP} 8.0A
VCC₃ 6.0A
VCC₁₂ 1.0A
VCC₅ 2.0A

INTA#
INTB#


VREF_G:form
the graphics
controller to
the chipset

AGP SIGNAL REFERENCE CIRCUIT




NEAR AGP SLOT

AGP TERMINATION RESISTORS




LESS 10MILS STUB TRACE LENGTH MUST BE FOLLOWING.
Place these resistors between PCI and AGP slot

AGP SLOT DECOUPLING CAPACITORS



Micro-Star	Title MS-6507	Rev 5.0
Document Number	AGP Slot	
Last Revision Date: Friday, December 21, 2001	Sheet	15 of 30

PCI SLOT 3 (PCI VER: 2.2 COMPLY)





```

IDSEL = AD18
MASTER = PREQ2
INTC#




```

PCI SLOT DECOUPLING CAPACITORS



Micro-Star	Title	MS-6507	Rev	5.0
Document Number		PCI Slot 1 & 2 & 3		
Last Revision Date: Friday, December 21, 2001		Sheet	16	of 30

REALTEK 8100(L) LAN



2) PCIRST#1 << LANRST




LAN1
YJ103


JLAN1	LAN SELECT
1-2	ENABLED
2-3	DISABLED

Micro-Star	Title MS-6507	Rev 5.0
Document Number Realtek RTL8100 LAN		
Last Revision Date: Friday, December 21, 2001		Sheet 17 of 30


LPC SUPER I/O W83627HF




SMBus Isolation




THERMAL RESISTOR BLOCK




CHASSIS INTRUSION HEADER




DECOUPLING CAPACITOR



SPEAKER BLOCK




SUPER I/O STRAPPING RESISTOR



SOUTA	L: Disable KBC	H: Enable KBC
SOUTB	L: 24MHZ	H: 48MHZ
RTSA#	L: CFAD=2E	H: CFAD=4E
DTRA#	L: PNP Default	H: PNP no Default

Micro-Star	Title	MS-6507	Rev	5.0
Document Number		LPC I/O W83627HF		
Last Revision Date: Friday, December 21, 2001		Sheet	18	of 30

FWH INIT Signal Voltage Translation Block



F_GPI3 R314 10K
 F_GPI2 R315 10K
 PD_DET R316 10K
 SD_DET R317 10K


The diagram shows a parallel circuit with four capacitors, labeled CB144, CB145, CB146, and CB147, each with a value of 104P. They are connected in parallel between a VCC3 supply line and a common ground line.

RN61 X 33
 (12) ELAN_RXD0 >> 1 3 2 CNR_RXD0
 (12) ELAN_RXD2 >> 3 4 4 CNR_RXD2
 (12) ELAN_SYNC >> 5 6 6 CNR_SYNC
 (12) ELAN_RXD1 >> 7 8 8 CNR_RXD1


RN62 X 33
 (12) ELAN_CLK >> 1 2 CNR_CLK
 (12) ELAN_TXD2 >> 3 4 CNR_TXD2
 (12) ELAN_TXD1 >> 5 6 CNR_TXD1
 (12) ELAN_TXD0 >> 7 8 CNR_TXD0

Title	FWH & CNR & AC'97 Control	Rev	
Document Number	MS-6507		5.0
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Friday, December 21, 2001	
Sheet		19	of 30


REAR PANEL USB CONNECTOR FOR USB PORT 2,3




CPU FAN




SYSTEM FAN




FRONT PANEL USB CONNECTOR FOR USB PORT 0,1




POWER CIRCUIT FOR USB PORT 0,1



POWER CIRCUIT FOR USB PORT 2,3




Micro-Star	Title	MS-6507	Rev	5.0
Document Number	USB & FAN Connectors			
Last Revision Date: Friday, December 21, 2001	Sheet	20	of	30



Micro-Star	Title	MS-6507	Rev	5.0
	Document Number	Front Panel & Connector		
	Last Revision Date:	Friday, December 21, 2001	Sheet	21 of 30


REGULATORS OUTPUT DECOUPLING CAPACITORS

SEL0	5VUSB
H	2 MOSFET
L	1 MOSFET




(40mils trace / 20 mils space)

/CC3_SB Q20



1.8V POWER TRANSLATOR


Q25 Y NDS251S




11/21 modify

Micro-Star	Title MS-6507	Rev 5.0
Document Number ACPI CONTROLLER		
Last Revision Date: Friday, December 21, 2001		Sheet 22 of 30


SERIAL PORT 1




SERIAL PORT 2




PARALLAL PORT




FLOPPY CONNECTOR




MODEM RING BLOCK



LAN WAKEUP BLOCK







PS2 KEYBOARD & MOUSE CONNECTOR



Micro-Star	Title MS-6507	Rev 5.0
Document Number IO Connector		
Last Revision Date: Friday, December 21, 2001		Sheet 24 of 30

Jumper Setting & Connector Setting

Jumper	Description
JAUDIO1	AUDIO FRONT PANEL HEADPHONE JACK HEADER
JBAT1	CLEAR CMOS
1-2	NORMAL (Default)
2-3	CLEAR CMOS
CD_IN1	CDROM HEADER (ATAPI)
USB1	EXTERNAL USB
J11/12	CENTER/SUBWOOFER SELECT
JLAN1	ONBOARD LAN ENABLE/DISABLE
COMB1	EXTERNAL COMB



Connector	Description
U7	INTEL mPGA478-B CPU
IDE1	Primary
IDE2	Secondary
DIM1	SDRAM DIMM1
DIM2	SDRAM DIMM2
AGP1	AGP Slot
PCI1	PCI Slot1
PCI2	PCI Slot2
PCI3	PCI Slot3(MEDION SPEC)
COM1	Serial Port
COMB1	Serial Port
LPT	Parallel Port
FDD1	Floppy
JMDM1	MODEM RING HEADER
JWOL1	LAN WAKEUP HEADER
KBMS1	PS/2 Keyboard and PS/2 mouse
C_FAN1	CPU FAN HEADER
USB	USB REAR CONNECTOR
USB1	USB INTERNAL HEADER
POWER	ATX Power
F_P1	Front Panel
JPW1	ATX12V Power

SIMULATION TRACE



Micro-Star	Title MS-6507	Rev 5.0
Document Number	JUMPER SETTING	
Last Revision Date: Friday, December 21, 2001	Sheet 25	of 30

Pentium 4 Processor /Northwood mPGA 478

Source Synchronous Signal Group and the Associated Strobes


Signals	Associated Strobe
REQ[4:0],A[16:3]#	ADSTB0#
A[31:17]#	ADSTB1#
D[15:0]#,DBI0#	DSTBP0#,DSTBN0#
D[31:16]#,DBI1#	DSTBP1#,DSTBN1#
D[47:32]#,DBI2#	DSTBP2#,DSTBN2#
D[63:48]#,DBI3#	DSTBP3#,DSTBN3#

Signals	Length	Inaccuracy
Data	2.0" to 10.0"	+/- 100 mil
Address	2.0" to 10.0"	+/- 200 mil
Strobe	2.0" to 10.0"	+/- 25 mil
Clock	2.0" to 10.0"	Don't need

* Delta=(CPU_pkglen.net-CPUpkglen.strobe)+(CS_pkglen.net-CS_pkglen.strobe)

Trace : 7 mil width 13mil space

Miscellaneous Signals





USB

- * USB Trace width : 9 mils
- * USB Trace Spacing : 25 mils
- * Differential USB Signlas Trace Spacing : 18 mils
- * USB Power Trace must be 40mils width

AGP

1X Timing group	2X/4X Timing group	SIGNALS	Maximum Length	Width	Space	Dismatch Length	Relative to
AGPCLK PIPE# RBF# WBF# ST[2..0] GFRAME# GIRDY# GTRDY# GSTOP# GDEVSEL# GREQ# GGNT# GPAR	SET#1 GAD[15..0] GC_BE#[1..0] GAD_STB0 GAD_STB0#	1X Timing group	7.5"	5 mil	5 mil	X	X
		2X/4X Timing group SET#1	7.25"	5 mil	20 mil	+/- 0.125"	GAD_STB0 GAD_STB0#
		2X/4X Timing group SET#2	7.25"	5 mil	20 mil	+/- 0.125"	GAD_STB1 GAD_STB1#
	SET#2 GAD[31..16] GC_BE#[3..2] GAD_STB1 GAD_STB1#	2X/4X Timing group SET#3	7.25"	5 mil	20 mil	+/- 0.125"	SB_STB SB_STB#
		2X/4X Timing group SET#1	6"	5 mil	15 mil	+/- 0.25"	GAD_STB0 GAD_STB0#
		2X/4X Timing group SET#2	6"	5 mil	15 mil	+/- 0.25"	GAD_STB1 GAD_STB1#
	SET#3 SBA[7..0] SB_STB SB_STB#	2X/4X Timing group SET#3	6"	5 mil	15 mil	+/- 0.25"	SB_STB SB_STB#

Micro-Star	Title	MS-6507		Rev
	Document Number	Revision History - 1		
	Last Revision Date: Thursday, December 20, 2001	Sheet	26	of 30




DEVICE	L1+L2
CPU	X
MCH	X
ITP	X

- * Line Width : 7.0 mil
- * Differential pair spacing : 7.0mil
- * Spacing to other traces : 28 mil
- * BCLK0/BCLK1 LENGTH MATCH +/- 10 mil



DEVICE	L1+L2
MCH	X
ICH	X +/- 100 mils
AGP	X- 4"

- * Line Width : 5.0 mil
- * Spacing to other traces : 20 mil




DEVICE	L1+L2
ICH	X
FWH	X
SIO	X
PCI	X-2.5"

- * Line Width : 5.0 mil
- * Spacing to other traces : 20 mil
- * L1/L2 TRACE SAME AS MCH_66 TRACE LENGTH




DEVICE	L1+L2
ICH	Y
ISA BRIDGE	Y

- * Line Width : 5.0 mil
- * Spacing to other traces : 10 mil



DEVICE	L1+L2
ICH	
SIO	

- * Line Width : 5.0 mil
- * Spacing to other traces : 20 mil




- * Line Width : 7.0 mil
- * Differential signls space : 14mils
- * Differential signls length mismatch +/- 7mil

SDRAM Routing Guidelines

5.Feedback - RDCLKO,RDCLKIN routing rule

2 or 3 DIMM feedback layout guideline

Signal	Length	Width	Trace Spacing
Trace L	50 mils	7 mil	5 mil



DDR-SDRAM Routing Guidelines

1.DDR bus reference plane stack-up

PCB Layer	Description
Layer 1	Signal
Layer 2	Ground Flood
Layer 3	Ground
Layer 4	Power / Signal

***All the memory bus signals must be referenced to GND**

2.DDR signal groups


Group	Signals
Data	SDQ[63:0], SCB[7:0], SDQS[8:0]
Command	SMA[12:0], SBS[1:0], SRAS#, SCAS#, SWE#
Control	SCKE[3:0], SCS#[3:0]
Clock	SCK[5:0], SCK#[5:0]
Feedback	RCVENOUT#, RCVENIN#

3.SDQ[63:0],SCB[7:0],SDQS[8:],SCK/SCK#[5:0]routing rule


Signal	Length A	Length B	Length C	Length D	Length E	Width	Spacing	Routing Layer
SDQ[63:0] SCB[7:0] SQDS[8:0] (Note1)	Package length	2.0" - 5.0"	Max = 0.5"	0.3" - 0.5"	0.1" - 0.8"	5 mil	(Note2)	Top
DIMM 1 = A + B + C = X DIMM 2 = A + B + C + D = X + D								
SCK/SCK#[2:0]	Package length	B+C+2" <= Length F <= B+C+1"	None		None	5 mil	(Note4)	Bottom
		2.0" - 6.5"						
	DIMM 1 = A + F = X + 1" to X + 2"							
SCK/SCK#[5:3] (Note3)	Package length	B+C+D+2" <= Length G <= B+C+D+1"				5 mil	(Note4)	Bottom
		2.5" - 7.0"						
	DIMM 2 = A + G = X + D + 1" to X + D + 2"							

*** Package length see Table - 4**

SDQ[63:0],SCB[7:0],SDQS[8:] layout guideline



SCK[5:0] layout guideline



Note1:Each data and strobe signal group must be length matching +/- 25 mils

SDQS[X] = +/- 25 mils SDQ[X]/SCB[X] group length

Signals	Associated Strobe
SDQ[7:0]	SDQ0
SDQ[15:8]	SDQ1
SDQ[23:16]	SDQ2
SDQ[31:17]	SDQ3
SDQ[39:32]	SDQ4
SDQ[47:40]	SDQ5
SDQ[55:48]	SDQ6
SDQ[63:56]	SDQ7
SCB[7:0]	SDQ8

Note2:Trace spacing normally = 12 mils and through between DIMM 2 pin = 7 mils, but breakout form MCH ball = 5 mils width with 7mils spacing for a max of 350mils

Note3:

* SCK[X] length = SCK#[X] length

* SCK/SCK#[2:0] routed to DIMM 0 are equal in length, and SCK/SCK#[5:3] routed to DIMM 1 are equal in length

Note4:

* Between the pair differential clock 2 signal trace spacing = 7 mils

* Differential Trace with 2.5V copper flood spacing = 10 mils minimum

* Serpentine spacing = 20 mils minimum

* Differential signals breakout form MCH = 5 mil width with 7 mil differential spacing and 7 mil isolation spacing from another signal for a max of 350 mils


Note5:Data group signal can NOT placed within the same RPACK's(series and parallel resistor packs) as the command or control group signal

Micro-Star	Title MS-6507	Rev
Document Number	DDR Layout Guideline1	
Last Revision Date: Thursday, December 20, 2001	Sheet 1	of

DDR-SDRAM Routing Guidelines

4.SCKE[3:0],SCS#[3:0] routing rule

DIMM 0					
Signal	Length F	Length G	Length H	Length I	Width
SCS#[1:0] SCKE[1:0] (Note1)	Max = 40 mils	2.0" - 3.5"	Max = 500 mils (Note2)	0.4" - 1.3"	5 mils
Total lenght	DIMM0 SCK/SCK#[2:0] length = X" DIMM0 SCS#/SCKE length = F + G + H =X"- 1"				
DIMM 1					
Signal	Length F	Length G	Length J	Length K	Width
SCS#[3:2] SCKE[3:2] (Note1)	Max = 40 mils	2.0" - 3.5"	Max = 1" (Note2)	0.1" - 0.8"	5 mils
Total lenght	DIMM1 SCK/SCK#[5:3] length = Y" DIMM1 SCS#/SCKE length = F + G + J =Y"- 1"				



Note1:


- *Trace spacing normally = 12 mils and through between DIMM 2 pin or DIMM to Rtt = 7 mils, but breakout form MCH ball = 5 mils width with 7mils spacing for a max of 350mils
- *Trace with 2.5V copper flood spacing = 7 mils minimum
- *Isolation spacing form another group signal spacing = 20 mils minimum
- *Control signals breakout form MCH = 5 mil width with 7 mil spacing for a max of 350 mils

Note2:This purpose prevent break form DIMM0 bottom size 2.5V copper flood to MCH power plane

Note3:Control group signal can NOT placed within the same parallel resistor packs as the command or data group signal

5.SMA[12:0],SBS[1:0],SRAS#,SCAS# routing rule

Signal	Length L	Length M	Length N	Length O	Length P	Width
SMA[12:0] SBS[1:0] SRAS# SCAS# (Note1)	Max = 40 mils	2.0" - 3.5"	Max = 500 mils	0.3" - 0.5"	0.1" - 0.8"	5 mils
DIMM 0 Total lenght	DIMM0 SCK/SCK#[2:0] length = X" Command signal length = L + M + N = X" - 1"					
DIMM 1 Total lenght	DIMM0 SCK/SCK#[5:3] length = Y" Command signal length = L + M + N + O = Y" - 1"					




Note1:

- *Trace spacing normally = 12 mils and through between DIMM 2 pin or DIMM to Rtt = 7 mils, but breakout form MCH ball = 5 mils width with 7mils spacing for a max of 350mils
- *Trace with 2.5V copper flood spacing = 7 mils minimum
- *Isolation spacing form another group signal spacing = 20 mils minimum
- *Command signals breakout form MCH = 5 mil width with 7 mil spacing for a max of 350 mils

Note2:Command group signal can NOT placed within the same RPACK's(series and parallel resistor packs) as the data or control group signal

5.Feedback - RCVENOUT#,RCVENIN# routing rule

Signal	Length Q	Length R	Length S	Width
RCVENOUT# RCVENIN# (Note1)	40 mils	Equal 1"	40 mils	5 mils
Total Length	Q + R + S = 1000 mils			



Note1:

- *Trace spacing = 12 mils
- *Trace with 2.5V copper flood spacing = 7 mils minimum
- *Isolation spacing form another group signal spacing = 10 mils minimum
- *Command signals breakout form MCH = 5 mil width with 7 mil spacing for a max of 350 mils

Micro-Star	Title MS-6507	Rev
Document Number	DDR Layout Guideline2	
Last Revision Date: Thursday, December 20, 2001	Sheet	of

Table - 4

DDR Data Signals(1)		
Signal	MCH ball	Package length(")
SDQ0	G28	0.716
SDQ1	F27	0.699
SDQ2	C28	0.874
SDQ3	E28	0.754
SDQ4	H25	0.532
SDQ5	G27	0.666
SDQ6	F25	0.592
SDQ7	B28	0.892
SDQ8	E27	0.797
SDQ9	C27	0.833
SDQ10	B25	0.812
SDQ11	C25	0.753
SDQ12	B27	0.886
SDQ13	D27	0.867
SDQ14	D26	0.773
SDQ15	E25	0.645
SDQ16	D24	0.722
SDQ17	E23	0.602
SDQ18	C22	0.699
SDQ19	E21	0.566
SDQ20	C24	0.785
SDQ21	B23	0.781
SDQ22	D22	0.640
SDQ23	B21	0.711
SDQ24	C21	0.627
SDQ25	D20	0.555
SDQ26	C19	0.587
SDQ27	D18	0.522
SDQ28	C20	0.615
SDQ29	E19	0.487
SDQ30	C18	0.579
SDQ31	E17	0.521

DDR Data Signals(2)		
Signal	MCH ball	Package length(")
SDQ32	E13	0.432
SDQ33	C12	0.543
SDQ34	B11	0.596
SDQ35	C10	0.590
SDQ36	B13	0.639
SDQ37	C13	0.552
SDQ38	C11	0.588
SDQ39	D10	0.626
SDQ40	E10	0.533
SDQ41	C9	0.605
SDQ42	D8	0.587
SDQ43	E8	0.522
SDQ44	E11	0.523
SDQ45	B9	0.715
SDQ46	B7	0.706
SDQ47	C7	0.643
SDQ48	C6	0.700
SDQ49	D6	0.664
SDQ50	D4	0.760
SDQ51	B3	0.922
SDQ52	E6	0.640
SDQ53	B5	0.846
SDQ54	C4	0.810
SDQ55	E5	0.670
SDQ56	C3	0.859
SDQ57	D3	0.811
SDQ58	F4	0.723
SDQ59	F3	0.814
SDQ60	B2	0.949
SDQ61	C2	0.893
SDQ62	E2	0.865
SDQ63	G5	0.689

DDR ECC Signals		
Signal	MCH ball	Package length(")
SCB0	C16	0.570
SCB1	D16	0.526
SCB2	B15	0.623
SCB3	C14	0.533
SCB4	B17	0.621
SCB5	C17	0.583
SCB6	C15	0.540
SCB7	D14	0.503

DDR Data Strobe Signals		
Signal	MCH ball	Package length(")
SDQS0	F26	0.651
SDQS1	C26	0.775
SDQS2	C23	0.738
SDQS3	B19	0.636
SDQS4	D12	0.493
SDQS5	C8	0.596
SDQS6	C5	0.776
SDQS7	E3	0.821
SDQS8	E15	0.520

DDR Clock Signals		
Signal	MCH ball	Package length(")
SCK0	E14	0.453
SCK#0	F15	0.432
SCK1	J24	0.454
SCK#1	G25	0.587
SCK2	G6	0.551
SCK#2	G7	0.543
SCK3	G15	0.371
SCK#3	G14	0.349
SCK4	E24	0.610
SCK#4	G24	0.548
SCK5	H5	0.589
SCK#5	F5	0.693