

Cover Sheet	1
Block Diagram	2
Clock Synthesizer	3
PGA462 Socket A CPU0/CPU1	4,5,6,7
AMD 762-----North Bridge	8,9,10,11,12
DDR DIMM-184	13,14
AGP 4X SLOT	15
PCI Connectors	16,17,18,19
AMD 768-----South Bridge	20,21
LPC SuperI/O	22
ATA66/100 Connectors	23
Parallel / Serial Port	24
Keyboard & Mouse	25
BIOS & FANS	26
Front Panel	27
USB Conector	28
AC'97 Codec	29
Audio/Game Port	30
DDR Regulator & STR LDO	31
LAN	32
MS-3	33
VRM	34
DDR Terminator	35
IGD4 PCI Strappings	36
OPUS PCI Strappings	37
Bypass Capacitors	38
Mounting Hole	39
Power/Clock Map	40,41

MS-6501 ATX

**Version
0C**

Last Update 11/12/2001

**CPU:
Dual AMD Socket-462 Processors**


**System Chipset:
AMD 762(North Bridge)
AMD 768 (South Bridge)**

**Expansion Slots:
AGP-Pro SLOT * 1
PCI2.2 PCI/64/66 SLOT * 2
PCI2.2 PCI/32/33 SLOT * 3**

**On Board:
LAN 82559ER
AC97 Codec
PC 2 PC**


MICRO-STAR			
Title		Cover Sheet	
Size	Document Number	MS-6501	Rev
Custom			0C
Date:	Tuesday, November 20, 2001	Sheet	1 of 41

Block Diagram



MICRO-STAR			
Title			
Block Diagram			
Size	Document Number	Rev	
Custom	MS-6501	0C	
Date:	Tuesday, November 20, 2001	Sheet	2 of 41

Clock Synthesizer





	WIDTH/SPACE	LENGTH
CPUCLK0&CPUCLK0#:	5/20 5 FOR DIFF. PAIR	X-1 INCH
CPUCLK1&CPUCLK1#:	5/20 5 FOR DIFF. PAIR	X-1 INCH
CPUCLK2&GCLK0	5/20	X
GCLK1	5/20	X-4.5
NBCLK&SBCLK	5/20	X
PCICLK GROUP	5/20	X-2.5

* X MEANS THE SHORTEST LENGTH FOR MAINTAIN PROPAGATION DELAY


* CPUCLK1'S TERMINATION CKT MUST BE PLACED NEAR TO NB

FS2	FS1	FS0	CPU SDRAM	PCI	AGP
0	0	0	133.3	33.3	66.7
0	0	1	95.0	31.67	63.33
0	1	0	100.99	33.66	67.33
0	1	1	115.0	38.33	76.67
1	0	0	100.7	33.57	67.13
1	0	1	103.0	34.33	66.6
1	1	0	105.0	35.00	60.0
1	1	1	110.0	36.67	66.6





* 25 mils Trace/ 12 mils Space



Power Up Strappings :

AD[3:0] => CPU Clock Multiplier



0000	3	1000	7
0001	3.5	1001	7.5
0010	4	1010	8
0011	4.5	1011	8.5
0100	5	1100	9
0101	5.5	1101	9.5
0110	6	1110	10
0111	6.5	1111	Reserved

VCCA_PLL trace length from the VR1 to the PGA must be 0.75".

Place all filters close to the PGA.

Keep all power and signal trace away from the VR1.

Place a cut in the GND plane around the VCCA_PLL regulator circuit.





MICRO-STAR		
Title		
SocketA (Part 2)		
Size	Document Number	Rev
Custom	MS-6501	0C
Date:	Tuesday, November 20, 2001	Sheet 7 of 41

BELONG TO CLKFWD GROUP[SADDIN] MATCH
W/IN +/-50MILS OF GROUP 5/10,
CLK:5/20



BELONG TO CLKFWD GROUP[SADDOUT] MATCH
W/IN +/-50MILS OF GROUP 5/10,
CLK:5/20

BELONG TO CLKFWD GROUP;MATCHED TO
INDIVIDUAL CLKFWD GROUP

RESPECTIVELY.[SDATA0], [SDATA1],
[SDATA2], [SDATA3] W/IN+/-50MILS OF
GROUP



Put these two res. very
close to N.B.





MICRO-STAR			
Title			
North Bridge AMD762-CPU0			
Size	Document Number		Rev
B	MS-6501		OC
Date:	Tuesday, November 20, 2001	Sheet	8 of 41

BELONG TO CLKFWD GROUP[SADDIN] MATCH
W/IN +/-50MILS OF GROUP 5/10,
CLK:5/20


BELONG TO CLKFWD GROUP[SADDOUT] MATCH
W/IN +/-50MILS OF GROUP 5/10,
CLK:5/20

BELONG TO CLKFWD GROUP;MATCHED TO
INDIVIDUAL CLKFWD GROUP




RESPECTIVELY.[SDATA0], [SDATA1],
[SDATA2],[SDATA3] W/IN+/-50MILS OF
GROUP





MICRO-STAR			
Title			
North Bridge AMD762-CPU1			
Size	Document Number		Rev
B	MS-6501		OC
Date:	Tuesday, November 20, 2001	Sheet	9 of 41




AMD	DOC	SCH
PX_CAL-	32	62
PX_CAL	23	47








Title		
{Title}		
Size	Document Number	Rev
Custom	MS-6501	0C
Date:	Tuesday, November 20, 2001	Sheet 12 of 41






PCI 64 SLOT















MICRO-STAR			
Title			
PCI64 TERMINATION/BYPASS CAP.			
Size	Document Number		Rev
Custpm	MS-6501		0C
Date:	Tuesday, November 20, 2001	Sheet	17 of 41

PCI Connector 3,4





MICRO-STAR			
Title			
PCI CONNECTOR 3,4			
Size	Document Number		Rev
Custom	MS-6501		OC
Date:	Tuesday, November 20, 2001		Sheet 18 of 41


PCI Connector 5






MICRO-STAR			
Title			
PCI CONNECTOR 5,6			
Size	Document Number	Rev	
Custom		MS-6501	
Date:	Tuesday, November 20, 2001	Sheet	19 of 41














ATA33/66/100




<22> PD[0..7] << PD[0..7]




INTERNAL MODEM WAKEUP HEADER




MICRO-STAR			
Title			
LPT & COM Ports			
Size	Document Number	Rev	
Custom	MS-6501	OC	
Date:	Tuesday, November 20, 2001	Sheet	24 of 41






JP2(1-2)

USBP[0..3] <21>
USBN[0..3] <21>



MICRO-STAR			
Title			
USB Connector			
Size	Document Number		Rev
Custpm	MS-6501		0C
Date:	Tuesday, November 20, 2001	Sheet	28 of 41





MICRO-STAR			
Title			
AC'97 CODEC			
Size	Document Number		Rev
	MS-6501		0C
Date:	Tuesday, November 20, 2001	Sheet	29 of 41



AGND GAME AND CODEDEC BRIDGE


+5VR

C24
1u
AGND



MICRO-STAR			
Audio/Game Port			
Size	Document Number		Rev
Custom	MS-6501		0C
Date:	Tuesday, November 20, 2001	Sheet	30 of 41


DDR Regulator & STR LDO



MICRO-STAR




DDR Regulator & STR LDO

Size Custom	Document Number MS-6501	Rev 0C
Date: Tuesday, November 20, 2001	Sheet 31 of 41	



MICRO-STAR			
LAN 82559ER			
Title	Document Number	Rev 0C	
Size	MS-6501		
Date	Tuesday, November 20, 2001	Sheet	32 of 41

P0_FID[0..3] <<P0_FID[0..3] <4>
A_AD[16..19] <<A_AD[16..19] <11,16,17>
A_AD[0..3] <<A_AD[0..3] <11,16,17>
P0_VID[0..4] <<P0_VID[0..4] <4>
UVID[0..4] <<UVID[0..4] <22,34>




* 25 mils Trace/ 12 mils Space

MICRO-STAR			
Title			
MS-6501			
Size	Document Number	Rev	
Custom	VCORE AJUST	OC	
Date:	Tuesday, November 20, 2001	Sheet	33 of 41

Voltage Regular Module

All N-Channel MOSFET use TO-252



VID4	VID3	VID2	VID1	VID0	VDC(V)
1	0	1	1	0	1.30
1	0	0	0	1	1.425
1	0	0	0	0	1.45
0	1	1	1	1	1.475
0	1	1	1	0	1.500
0	1	1	0	1	1.525
0	1	1	0	0	1.550
0	1	0	1	1	1.575
0	1	0	1	0	1.600
0	1	0	0	1	1.625
0	1	0	0	0	1.650
0	0	1	1	1	1.675
0	0	1	1	0	1.700


VID4	VID3	VID2	VID1	VID0	VDC(V)
0	0	1	1	0	1.70
0	0	1	0	1	1.725
0	0	1	0	0	1.75
0	0	0	1	1	1.775
0	0	0	1	0	1.80
0	0	0	0	1	1.825
0	0	0	0	0	1.85
1	1	1	1	1	NO CPU


Design for 45A @ +/- 100 mV

MICRO-STAR			
Title		MS-6501	
Size	Document Number	VRM	Rev OC
Custom			
Date:	Tuesday, November 20, 2001	Sheet	34 of 41




MICRO-STAR			
DDR Termination			
Title	Document Number		Rev
	MS-6501		OC
Size	Custom	Date	Sheet
		Tuesday, November 20, 2001	35 of 41






AD[1] Special test mode slave
LOW - Master IOHub
HIGH - Slave IOHub

AD[0] PCIBIOS
LOW - BIOS address space located on LPC bus
HIGH - BIOS address space located on PCI bus.




AD[7] CPUPINS
LOW - LDT messages are used to transmit interrupt requests
HIGH - LDT messages are not used to transmit interrupt requests. Instead, the normal signals are used: INTR, NMI, SMI#, INIT#, STPCLK#, IGNNE#, etc.

AD[6] PLLBPM
LOW - The PLL operates normally
HIGH - The 400MHz output of VCO is driven on GPIO26




AD[13] ECMEXT
LOW - See Opus spec
HIGH - See Opus spec

AD[12] Currently unused




AD[3] PCIMODE
LOW - Opus connects to NB through LDT bus
HIGH - Opus connects to NB through 66MHz PCI bus

AD[2] LDTFQ
LOW - LDT clock frequency = 200MHz
HIGH - LDT clock frequency = 400MHz




AD[9] TBD

AD[8] TBD




AD[15] ECLOCKLC (Zorakonly)
LOW - See Opus spec
HIGH - See Opus spec

AD[14] TMCMD
LOW - See Opus spec
HIGH - See Opus spec



AD[5] NMLRST
LOW - Fast reset. Approx 1.5us after PWROK
HIGH - Normalreset. Greater than 1.5ms after PWROK

AD[4] RPTST
LOW - GPIO pins are not in test mode
HIGH - GPIO pins are in test mode for RNG and PLL



AD[11] CMPOVR
LOW - Compensation values for LDT phy are specified by register values
HIGH - Compensation values are specified by on-board circuitry


AD[10] NO_REBOOT
LOW - Reboot system with RESET# or PWRON#/RPWRON signals
HIGH - Do not reboot system

Place at solder side of CPU0

Place at solder side of CPU1

AGP Decoupling




(Near the VDDQ Power Pin of AMD762)



Place under IGD4

Place around IGD4


Place near AGP slot




Place under the SB

Place around the SB

AGP Slot Decoupling




Place 1 at each pair of VDDQ pins



Place 1 at each pair of VCC3 pins

Vcore decoupling for IGD4




Around IGD4

Under IGD4

Under IGD4





N.B.






MICRO-STAR			
Title			
Bypass Capacitors			
Size	Document Number	MS-6501	
Custom			
Date:	Tuesday, November 20, 2001	Sheet	38 of 41

MOUNTING HOLES


FIDUCIALS



MICRO-STAR		
Title		
Mounting Hole		
Size	Document Number	Rev
B	MS-6501	OC
Date: Tuesday, November 20, 2001		
Sheet 39 of 41		



MICRO-STAR			
Title			
Power Map			
Size	Document Number		Rev
B	MS-6501		0C
Date:		Tuesday, November 20, 2001	Sheet 40 of 41



MICRO-STAR			
Title			
Clock Map			
Size A	Document Number MS-6501		Rev 0C
Date:	Tuesday, November 20, 2001	Sheet	41 of 41