

Cover Sheet	1
Block Diagram	2
GPIO Spec.	3
Clock CY28323 & ATA100 IDE CONNECTORS	4
mPGA478-B INTEL CPU Sockets	5 - 6
INTEL Brookdale MCH -- North Bridge	7 - 8
INTEL ICH2 -- South Bridge	9 - 10
LPC I/O W83627HF	11
PCI AUDIO-CMI8738	12
AUDIO CONNECTOR	13
Audio Amp TL072 & GAME	14
FWH -- BIOS & VCC_VID	15
SDR DIMM-168PIN DIMM1,2	16
AGP 4X SLOT (1.5V)	17
PCI SLOT 1 & 2 & 3	18
Front Panel & Connectors	19
USB & FAN Connectors	20
Votlage Regulator	21
HIP6301V CPU Power (PWM)-VRM9.0	22
IO Connectors	23
Realtek RTL8100(L) LAN	24
JUMPER SETTING	25
MANUAL	26
LAYOUT GUIDE	

MS-6399

Version 1.0
07/23/2001 Update

INTEL (R) Brookdale Chipset
Willamette/Northwood 478pin mPGA-B Processor Schematics


CPU:
Willamette/Northwood mPGA-478B Processor

System Brookdale Chipset:
INTEL MCH (North Bridge) +
INTEL ICH2 (South Bridge)

On Board Chipset:
BIOS -- FWH
LPC Super I/O -- W83627HF
Clock Generation -- CY28324
PCI SOUND -- C-MEDIA CMI8738

Expansion Slots:
AGP2.0 SLOT * 1
PCI2.2 SLOT * 3

Micro-Star	Title MS-6399	Rev 1.0
Document Number Cover Sheet		
Last Revision Date: Monday, July 23, 2001		Sheet 1 of 31



Micro-Star	Title MS-6399	Rev 1.0
Document Number	Block Diagram	
Last Revision Date: Monday, July 23, 2001	Sheet 2 of 31	

General Purpose I/O Spec.


ICH2



GPIO Pin	Type	Function
GPIO 0	I	Non Connect
GPIO 1	I	Non Connect
GPIO 2~4	I	Not Implemented
GPIO 5	I	Non Connect
GPIO 6	I	AC97 Enabled/Disabled
GPIO 7	I	None
GPIO 8	I	LAN Wake Up
GPIO 9	I	AC'97 Serial Data In
GPIO 10	I	Non Connect
GPIO 11	I	Non Connect
GPIO 12	I	External SMI
GPIO 13	I	LPC PME
GPIO 14~15	I	Not Implemented
GPIO 16	O	Non Connect
GPIO 17	O	Non Connect
GPIO 18	O	Not Implemented
GPIO 19	O	Not Implemented
GPIO 20	O	Non
GPIO 21	O	Not Implemented
GPIO 22	O	Non
GPIO 23	OD	BIOS Locked/Unlocked
GPIO 24	O	Non
GPIO 25	O	Non
GPIO 26	O	Non
GPIO 27	I/O	Non
GPIO 28	I/O	Non
GPIO 29~31	I/O	Not Implemented

FWH

GPIO Pin	Type	Function
GPI 0	I	ATA IDE 1 Detect
GPI 1	I	ATA IDE 2 Detect
GPI 2	I	Reserved
GPI 3	I	Reserved

DEVICE	ICH INT Pin	IDSEL
PCI Slot 1	INTA# INTB# INTC# INTD#	AD16
PCI Slot 2	INTB# INTC# INTD# INTA#	AD17
PCI Slot 3	INTC# INTD# INTA# INTB#	AD18
PCI Audio	INTD#/INTE# INTA# INTB# INTC#	AD23
PCI Lan	INTC#/INTF# INTD# INTA# INTB#	AD22




[illegible]


PROCHOT#	R27	62	
CPU GD	R76	300	
HBR#0	R64	49.9RST	
CPU RST#	R83	49.9RST	
THERMTRIP#	R66	X 62	

Micro-Star	Title MS-6399	Rev 0B
Document Number INTEL mPGA478-B CPU1		
Last Revision Date: Tuesday, July 24, 2001		Sheet 5 of 31

CPU VOLTAGE BLOCK




CPU DECOUPLING CAPACITORS




PLACE CAPS WITHIN CPU CAVITY

CPU DECOUPLING CAPACITORS




PLACE CAPS WITHIN CPU CAVITY SOLDER


Micro-Star	Title	MS-6399	Rev	1.0
	Document Number	INTEL mPGA478-B CPU2		
	Last Revision Date:	Tuesday, July 24, 2001	Sheet	6 of 31



MCH REFERENCE VOLTAGE




MCH MEMORY CLOCK RC CIRCUITS




EMI

MCH DECOUPLING CAPACITOR




Micro-Star	Title	MS-6399	Rev	1.0
Document Number	Brookdale MCH 2			
Last Revision Date:	Tuesday, July 24, 2001			
Sheet	8	of	31	


ICH2 PCI / HUB LINK / CPU / LAN / INTERRUPT SIGNALS




ICH2 DECOUPLING CAPACITORS



Place one 0.1U/0.01U pair in each corner and 2 on opposite sides close to ICH2 if it fit




Distribute near the 1.8V power pin of the ICH2




Distribute near the VCC1_8SB Power pin of the ICH2


ICH2 SMI# SIGNAL



ICH2 STRAPPING RESISTORS




ICH2 REFERENCE VOLTAGE




Place Cap. as Close as possible to ICH2
Trace width use 15 mils and 15mils space

Micro-Star	Title	MS-6399	Rev	0B
Document Number	Brookdale ICH2 PCI			
Last Revision Date:	Tuesday, July 24, 2001		Sheet	9 of 31

ICH2 ASIC / RTC / AC'97 / GPIO / LPC / USB / IDE SIGNALS




ICH2 DECOUPLING CAPACITOR




Distribute near the VCC3_SB power pin of the ICH


RTC BLOCK



PROCHOT BLOCK




ICH2 STRAPPING RESISTORS




Micro-Star	Title MS-6399	Rev 1.0
Document Number	Brookdale ICH2 Other	
Last Revision Date: Tuesday, July 24, 2001	Sheet	10 of 31


LPC SUPER I/O W83627HF




THERMAL RESISTOR BLOCK





SPEAKER BLOCK




SUPER I/O STRAPPING RESISTOR



CHASSIS INTRUSION HEADER




DECOUPLING CAPACITOR




RESUME RESET CIRCUIT BLOCK

Stuff all for D Version bug




IR HEADER



Micro-Star	Title MS-6399	Rev 1.0
Document Number	LPC I/O W83627HF	
Last Revision Date: Tuesday, July 24, 2001	Sheet	11 of 31

From M/B South Bridge GPIO CONTROL
ENABLE

```
* MBCSZ : AUDIO CHIP SELECT
  HI : DISABLE
  LOW : ENABLE
```




EECS R297 4.7K +5V


Internal ID Selection

<i>Micro-Star</i>	Title	<i>MS-6399</i>	Rev	<i>0B</i>
Document Number				
CMI8738 PCI AUDIO				
Last Revision Date: Tuesday, July 24, 2001		Sheet 12 of 31		


LINE-IN JACK




CENTER/BASS JACK




REAL JACK



SPEAKER OUT JACK




Support Creative Labs!






J11	J12	Connection Scheme
1-2	1-2	Mode1 Center to left Channel/Subwoofer to right channel
* 2-3	2-3	Mode2 Center to right Channel/Subwoofer to left channel

AUDIO CODE REGULATORS




AUDIO CODE CD / AUX / MODEM IN HEADERS




Micro-Star	Title MS-6399	Rev 1.0
Document Number	AC97 CODEC AD1885	
Last Revision Date: Tuesday, July 24, 2001	Sheet	13 of 31

Firmware Hub (FWH)




J7 BIOS Update	
SHORT	Locked
OPEN	Unlocked *


FWH INIT Signal Voltage Translation Block




FWH RESISTORS



FWH DECOUPLING CAPACITORS




VCC_VID / VID_GOOD






Micro-Star	Title	MS-6399	Rev	1.0
	Document Number	FWH & VID		
	Last Revision Date:	Tuesday, July 24, 2001	Sheet	15 of 31

DIMM1


DIMM2



DIMM CLOCK



DECOUPLING CAPACITORS




DIMM SPD WE BLOCK



M i c r o - S t a r	Title	MS-6399	Rev	1.0
	Document Number	DIMM 1 & 2 & 3		
	Last Revision Date:	Monday, July 23, 2001	Sheet	16 of 31

VCC5 = 60mils trace / 15 mils space



```
VREF_GC:form
the chipset
to the
graphics
controller
```

AGP Slot I_{max}

VCC _{AGP}	8.0A
VCC3	6.0A
VCC12	1.0A
VCC5	2.0A

INTA#
INTB#


```
VREF_GC:form
the graphics
controller to
the chipset
```

NEAR AGP SLOT

Figure 10 shows the recommended pin connections for the X-804R-6.8K. The diagram is divided into two sections: one for the X-804R-6.8K (RN15) and one for the X-804R-6.8K (RN16). Both sections show connections for VCC_AGP, GND, and various signal pins. The signal pins are labeled with their names and the corresponding pin numbers. The connections are as follows:

- VCC_AGP to PIN15 (RN15) and PIN16 (RN16)
- GND to PIN14 (RN15) and PIN15 (RN16)
- PIPE# to PIN8 (RN15) and PIN180 (RN16)
- GFRAME# to PIN9 (RN15) and PIN179 (RN16)
- GTRDY# to PIN10 (RN15) and PIN185 (RN16)
- GDEVSEL# to PIN2 (RN15) and PIN186 (RN16)
- 8P4R-6.8K to PIN6 (RN15) and PIN213 (RN16)
- GSTOP# to PIN8 (RN15) and PIN213 (RN16)
- GPERR# to PIN6 (RN15) and PIN192 (RN16)
- GPAR# to PIN4 (RN15) and PIN204 (RN16)
- GSRER# to PIN2 (RN15) and PIN195 (RN16)
- GREQ# to PIN199 (RN15) and PIN196 (RN16)
- GGNT# to PIN198 (RN15) and PIN197 (RN16)
- ST0 to PIN193 (RN15) and PIN194 (RN16)
- ST1 to PIN184 (RN15) and PIN194 (RN16)
- ST2 to PIN194 (RN15) and PIN194 (RN16)

AGP SLOT DECOUPLING CAPACITORS



<i>Micro-Star</i>	Title	Rev
	<i>MS-6399</i>	<i>1.0</i>
Document Number		
AGP Slot		
Last Revision Date: Tuesday, July 24, 2001		Sheet 17 of 31





Figure 10 shows the pin connections for the RN19 module. The diagram is divided into two sections. The top section, labeled 'RN19', shows pins 1 through 10 connected to various signals: PGNT#1, PGNT#2, PGNT#3, PGNT#4, PGNT#5, PGNT#6, PGNT#7, PGNT#8, PGNT#9, and PGNT#10. The bottom section, also labeled 'RN19', shows pins 1 through 10 connected to various signals: REQ#64, ACK#64, PTMS, PTDI, PTC, and PTRS#. The signals are connected to VCC3 and VCC5.




PCISLOT-B


Figure 1: Schematic diagram of the MS-6399 power supply section. The diagram shows five input voltage sources: VCC5, VCC3, -12V, +12V, and VCC3_SB. Each source is connected to a series of capacitors. VCC5 is connected to CT37 (470U/16V), CB188 (104P), CB162 (104P), CB187 (100P), and CB173 (100P). VCC3 is connected to CT38 (1000U/6.3V-A), CB198 (104P), CB197 (104P), CB174 (104P), CB175 (100P), and CB176 (100P). -12V is connected to CB189 (104P). +12V is connected to CB172 (104P). VCC3_SB is connected to CB182 (104P). All capacitors are connected to ground.

Micro-Star	Title	MS-6399	Rev	1.0
Document Number		PCI Slot 1 & 2 & 3		
Last Revision Date: Tuesday, July 24, 2001		Sheet	18	of 31


BACK PANEL USB CONNECTOR FOR USB PORT 0,1




FRONT PANEL USB CONNECTOR FOR USB PORT 2,3




POWER CIRCUIT FOR USB PORT 0,1




POWER CIRCUIT FOR USB PORT 2,3




CPU FAN



SYSTEM FAN




ATX PSU FAN ON/OFF CONTROL




Micro-Star	Title	MS-6399	Rev	1.0
Document Number				
USB & FAN Connectors				
Last Revision Date:		Sheet 20 of 31		
Tuesday, July 24, 2001				

POWER TRANSLATOR



1.8V STANDBY POWER TRANSLATOR

(40mils trace / 20 mils space)



POWER CONSUMPTION

	VCCP	VCC_AGP	VCC1_8	VCC3_DIMM	VCC3	VCC5	VCC5_SB	+12V	-12V
CPU	89.0A	0	0	0	0	0	0	NOTE4	0
PMCH	2.4A	NOTE1	0.2A	2.0A	0	0	0	0	0
ICH2	0	0	NOTE3	0	0	0	0	0	0
CY28324	0	0	0	0	0	0	0	0	0
AD1885	0	0	0	0	0	0	0	0	0
FVH-SST	0	0	0	0	0	0	0	0	0
W83627HF	0	0	0	0	0	0	0	0	0
HIP6301	0	0	0	0	0	0	0	0	0
HIP6602A	0	0	0	0	0	0	0	0	0
HIP6601A	0	0	0	0	0	0	0	0	0
SC1547	0	0	0	0	0	0	0	0	0
DIMM	0	0	0	NOTE2	0	0	NOTE2	0	0
AGP	0	8.0A	0	0	6.0A	2.0A	?	1.0A	0
PCI	0	0	0	0	0	0	0	0	0
USB	0	0	0	0	0	0	0	0	0
USB HUB	0	0	0	0	0	0	0	0	0
FAN	0	0	0	0	0	0	0	0	0
TTL	0	0	0	0	0	0	0	0	0
AMPLIFIER	0	0	0	0	0	0	0	0	0
OTHER	0	0	0	0	0	0	0	0	0

NOTE1 --- MCH
VCC_AGP = VCC1_5 (1.5A) + VCC_AGP (0.37A)


NOTE2 --- DIMM
S0 STATE --- 2.0A * 3 = 6.0A ---> VCC3
S1/S3 STATE --- 200mA * 3 = 600mA ---> VCC3_SB
VCC3_SB ---> 600mA * 3.3V/5V=396mA ---> VCC5_SB

NOTE3 --- ICH2


Power	S0	S1	S3/S4/S5
1.8V	300mA	100mA	N/A
1.8V LAN	36mA	28mA	N/A
VCC1_8SB	45mA	30mA	7mA
VCC3	410mA	5mA	N/A
VCC3+562ET	230mA	210mA	N/A
VCC3_SB	25mA	0.6mA	N/A

VCC3_SB =
VCC1_8SB =
VCC5_SB = VCC3_SB + VCC1_8SB


AGP 4X 1.5V POWER TRANSLATOR





1.8V/3.3V SEQUENCE CIRCUIT



REGULATORS OUTPUT DECOUPLING CAPACITORS




Micro-Star	Title	MS-6399	Rev	1.0
Document Number	Voltage Regulator			
Last Revision Date:	Tuesday, July 24, 2001			
Sheet	21	of	31	




Micro-Star	Title MS-6399	Rev 1.0
Document Number VRM 9.2		
Last Revision Date: Tuesday, July 24, 2001		Sheet 22 of 31


SERIAL PORT 1




MODEM RING BLOCK




LAN WAKEUP BLOCK




SERIAL PORT 2




COM2 HEADER




PS2 KEYBOARD & MOUSE CONNECTOR



PARALLAL PORT






FLOPPY CONNECTOR



Micro-Star	Title MS-6399	Rev 1.0
Document Number IO Connector		
Last Revision Date: Tuesday, July 24, 2001		Sheet 23 of 31

REALTEK 8100(L) LAN



JLAN1	LAN SELECT
1-2	ENABLED
2-3	DISABLED







Micro-Star	Title	MS-6399	Rev	1.0
Document Number	Realtek RTL8100 LAN			
Last Revision Date:	Tuesday, July 24, 2001			
Sheet	24	of	31	

Jumper Setting & Connector Setting


Jumper	Description	Connector	Description
J1	INTERUDER HEADER	U3	INTEL mPGA478-B CPU
J2	CHASSIS INTRUSION HEADER	IDE1	Primary
J3	AUDIO REAR PHONE JACK (LINE_IN, LINE_OUT, MIC_IN)	IDE2	Secondary
J4	AUDIO AUX HEADER	DIM1	SDRAM DIMM1
J5	AUDIO FRONT PANEL HEADPHONE JACK HEADER	DIM2	SDRAM DIMM2
J6	AUDIO INTERNAL SPEAKER HEADER (ATAPI)	AGP1	AGP Slot
J7	BIOS function	PCI1	PCI Slot1
1-2	Normal (Default)	PCI2	PCI Slot2
2-3	Configuration Mode	PCI3	PCI Slot3
REMOVED	Recovery	COM1	Serial Port
		COM2	Serial Port
		LPT	Parallel Port
		FDD1	Floppy
JBAT1	CLEAR CMOS	JMDM1	MODEM RING HEADER
1-2	NORMAL (Default)	JWOL1	LAN WAKEUP HEADER
2-3	CLEAR CMOS	KBMS1	PS/2 Keyboard and PS/2 mouse
IR1	IR HEADER	C_FAN1	CPU FAN HEADER
CD_IN1	CDROM HEADER (ATAPI)	S_FAN	System FAN HEADER
MDM_IN1	TELEPHONY HEADER (ATAPI)	USB1	USB REAR CONNECTOR
JP1	CNR RISER CODEC SELECT HEADER	USB2	USB INTERNAL HEADER
1-2	AUTO MODE (Default)	POWER	ATX Power
2-3	PRIMARY AUDIO CODEC ONBOARD	JSMB1	SMBUS HEADER
		F_P1	Front Panel
		Pin1	Power of Hard LED
		Pin2	Power LED
		Pin3	Hard LED
		Pin4	Suspend LED
		Pin5,8,12,13	GND
		Pin6	Power Button
		Pin7	Reset Button
		Pin9	VCC
		P_FAN1	ATX FAN HEADER
		JPW1	ATX12V Power

Micro-Star	Title MS-6399	Rev 0A
Document Number JUMPER SETTING		
Last Revision Date: Monday, May 28, 2001		Sheet 25 of 31

PCB OTHER COMPONENT



SIMULATION TRACE



Micro-Star	Title MS-6399	Rev 0A
Document Number	MANUAL	
Last Revision Date: Tuesday, July 24, 2001	Sheet 26 of 31	

Pentium 4 Processor /Northwood mPGA 478



Source Synchronous Signal Group and the Associated Strobes

Signals	Associated Strobe
REQ[4:0],A[16:3]#	ADSTB0#
A[31:17]#	ADSTB1#
D[15:0]#,DBI0#	DSTBP0#,DSTBN0#
D[31:16]#,DBI1#	DSTBP1#,DSTBN1#
D[47:32]#,DBI2#	DSTBP2#,DSTBN2#
D[63:48]#,DBI3#	DSTBP3#,DSTBN3#

Signals	Length	Inaccuracy
Data	2.0" to 10.0"	+/- 100 mil
Address	2.0" to 10.0"	+/- 200 mil
Strobe	2.0" to 10.0"	+/- 25 mil
Clock	2.0" to 10.0"	Don't need

* Delta=(CPU_pkglen.net-CPUpkglen.strobe)+(CS_pkglen.net-CS_pkglen.strobe)
Trace : 7 mil width 13mil space


Miscellaneous Signals




AGP

1X Timing group	2X/4X Timing group	SIGNALS	Maximum Length	Width	Space	Dismatch Length	Relative to
AGPCLK PIPE# RBF# WBF# ST[2..0] GFRAME# GIRDY# GTRDY# GSTOP# GDEVSEL# GREQ# GGNT# GPAR	SET#1 GAD[15..0] GC_BE#[1..0] GAD_STB0 GAD_STB0# SET#2 GAD[31..16] GC_BE#[3..2] GAD_STB1 GAD_STB1# SET#3 SBA[7..0] SB_STB SB_STB#	1X Timing group 2X/4X Timing group SET#1 2X/4X Timing group SET#2 2X/4X Timing group SET#3 2X/4X Timing group SET#1 2X/4X Timing group SET#2 2X/4X Timing group SET#3	7.5" 7.25" 7.25" 7.25" 6" 6" 6"	5 mil 5 mil 5 mil 5 mil 5 mil 5 mil 5 mil	5 mil 20 mil 20 mil 20 mil 15 mil 15 mil 15 mil	X +/- 0.125" +/- 0.125" +/- 0.125" +/- 0.25" +/- 0.25" +/- 0.25"	X GAD_STB0 GAD_STB0# GAD_STB1 GAD_STB1# SB_STB SB_STB# GAD_STB0 GAD_STB0# GAD_STB1 GAD_STB1# SB_STB SB_STB#

Micro-Star	Title MS-6399	Rev 0A
Document Number	Revision History - 1	
Last Revision Date: Monday, May 28, 2001	Sheet 27	of 31





* Trace Width : 5 mils
* Trace spacing : 12 mils

* Trace Width : 5 mils
* Trace spacing : 12 mils
MCS#

* Trace Width : 10 mils
* Trace spacing : 12 mils
MCKE


* Trace Width : 5 mils
* Trace spacing : 12 mils

* Trace Width : 7 mils
* Trace spacing : 20 mils
* A+C < 5.9" +/- 0.05"

* Trace Width : 7 mils
* Trace spacing : 15 mils
* A+C < 1.5" +/- 0.1"

Micro-Star	Title	MS-6399	Rev	0A
Document Number		PC133 DIMM DG		
Last Revision Date:		Monday, May 28, 2001		
		Sheet	29	of 31

Power Delivery Map




Micro-Star	Title	MS-6399	Rev	0A
	Document Number			
	Power Delivery Map			
Last Revision Date:		Sheet		
Monday, May 28, 2001		30 of 31		

JBAT1 Clear CMOS		
1 - 2	Normal	★
2 - 3	Clear CMOS	

JBAT1(1-2)
YJUMPER-MG

BAT SOCKET




JP2 HW AUDIO		
1 - 2	DISABLE	
2 - 3	ENABLE	★

X JP2(2-3)
YJUMPER-MG

J7 BIOS Update	
SHORT	Locked
OPEN	Unlocked ★

J7(1)
X_YJUMPER-MG

BIOS



SST49LF002A

FRONT PANNEL BUZZER

F P114-15
X_YJUMPER-MG

JLAN1	LAN SELECT
1-2	ENABLED
2-3	DISABLED

JLAN1(1-2)
YJUMPER-MG

J11	J12	Connection Scheme
1-2	1-2	Mode1 Center to left Channel/Subwoofer to right channel
* 2-3	2-3	Mode2 Center to right Channel/Subwoofer to left channel

J11(2-3)
YJUMPER-MG

J12(2-3)
YJUMPER-MG

MS6399 PCB

PCB
MS-6399-100

COM1
YCN9M-1

X U12-A
845-MCH-PIN

X U12-B
845-MCH-PIN

X U12
845-MCH-H

X U12-C
845-MCH-PIN

X U12-D
845-MCH-PIN

M i c r o - S t a r	Title	MS-6399	Rev	1.0
	Document Number			
	PACKING BOM			
Last Revision Date: Tuesday, July 24, 2001		Sheet	31	of 31