

MS-6394 100

Single Intel PGA 370 Processor (Cu , Cu-T & Tualatin) ServerWorks LC-T + CSB5 Chipset National Semiconductor PC97417 LPC IO Chip

Cover Sheet	1
Block Diagram	2
Clock Map	3
370PGA Socket	4,5
AGTL Termination	6
Level Shift Ckt.	7
Ratio Setup	8
LC -- HOST/Memory/PCI	9,10,11
DIMM 1/2	12,13
Clock Gen. 1/2	14,15
CSB5 -- PCI/Other	16,17
PCI32 Slot 1/2	18
PCI64 Slot	19
USB Connector	20
Flash ROM /XAD Bus	21
IDE Connector	22
VGA --ATI Rage XL	23,24,25,26
LAN 1 --82550 / RJ45	27,28
LAN 2 --82550 / RJ45	29,30
Promise IDE	31,32


DOM Connector	33
NS PC87417	34,35
COM2 / KB /MS	36
WINBOND 82W782	37
Interrupt Mapping Ckt	39
VRM 8.5	40
Regulators	41,42
VRM Decoupling	43
Reset Control	44
Debug LED	45
Front Panel	46
GPIO SPEC	47,48,49

Micro Star Restricted Secret

Title	Cover Sheet	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-Hsi City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, September 10, 2002
Sheet	1	of 50

MS6394 Block Diagram


BLOCK DIAGRAM



Micro Star Restricted Secret

Title	Block Diagram	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, September 10, 2002
Sheet	2 of 50	

MS6394 Clock Map



Micro Star Restricted Secret

Title	Block Diagram	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St. Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, September 10, 2002
Sheet	3	of 50

370PGA Socket Part 1

6,9 HD#[63..0] >> HD#[63..0]

VCOREA



CPU1A
PGA-D370-B

HA#[31..3] << HA#[31..3] 6,9

370-Pin Socket Part 1

Cuppermine-T & Tualatin CPU


AM2 pin should be GND in Tualatin CPU




Micro Star Restricted Secret

Title	370-pin Socket : Part 1	Rev	100
Document Number			
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:	
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002	
Taipei Hsien, Taiwan		Sheet	
http://www.msi.com.tw		4 of 50	

370PGA Socket Part 2






AGTL Termination




In RCC Reference Design without the GIL+ Bus termination. For signal quality issue we implement termination in our design. Put the termination inside the CPU2 socket.

Micro Star Restricted Secret



Title	AGTL Termination	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.	Last Revision Date:	
No. 69, Li-De St, Jung-He City,	Tuesday, September 10, 2002	
Taipei Hsien, Taiwan	Sheet	
http://www.msi.com.tw	6 of 50	




GTL -> LVTTTL



Philip TTL Spec . T=25
74HC08 tpd=18ns(max)
74HC14 tpd=25ns(max)
74F07 tpd= 7ns(max)




Philip TTL Spec . T=25
74HC14 tpd=25ns(max)
74LVC07 tpd=2.6ns(max)



Micro Star Restricted Secret		
Title	Level Shift	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		Tuesday, September 10, 2002
http://www.msi.com.tw		Sheet
		7 of 50


Title	Jumpless	Rev
Document Number		100
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw	Last Revision Date: Tuesday, September 10, 2002	
	Sheet	
	8 of 50	




Power Consupmption of CNB30LE :

2.5V - 600mA for Core Logic
1.5V - 1.0A for GTL buffer
3.3V - 1.8A for Both PCI bus
and Memory Bus



Put the Capacitors on the
solder side




Put the Capacitors on the
solder side



Put the Capacitors on the
solder side




Put the Capacitors on the
corner of chipset






M66EN_IN to latch at PCIRESET to
configure the DPLL to generate 33MHz or
66MHz out on PCICLK_0

L = 33MHz
H = 66MHz




Micro Star Restricted Secret


Title		Rev
CNB30LE - Memory		100
Document Number		
MICRO-STAR INT'L CO.,LTD.		Last Revision Date: Tuesday, September 10, 2002
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Sheet 10 of 50




SYSTEM MEMORY



CNB30LE H/W Strap



Pin	Register	Description
TEST1	SCR2[0]	Secondary PCI Frequency 0 = 33MHZ 1 = 66MHZ
AMA[4]	SCR2[1]	Always Pull Up
AMA[3]	SCR[3]	Not Use.Can be Pull Up or Down
AMA[2]	SCR[2]	Always Pull Low 0 = Enable Internal PLL's 1 = Diabale Internal PLL's
AMA[1]	SCR[1]	In order Queue Depth 0 = IOQ depth is 8 1 = IOQ depth is 1
AMA[0]	SCR[0]	Bridge ID.The ID must always be 0 to Primary CNB30




SLAVE ADDRESS = 1010000B



Micro Star Restricted Secret

Title	System Memory : DIMM 1	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.	Last Revision Date: Tuesday, September 10, 2002	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw	Sheet	12 of 50

SYSTEM MEMORY




Put the Capacitors bewtween DIMM Socket






SLAVE ADDRESS = 1010010B

Micro Star Restricted Secret		
Title	DIMM3	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		13 of 50



ICS932S200 Spread Spectrum System Frequency Synthesizer :



- CPU Output Jitter = 150ps
- CPUdiv2, IOAPIC Output Jitter= 250ps
- 48MHz, 3V66, PCI Output Jitter =500ps
- CPU[0..3], CPUdiv2[1..0] Output Skew=175ps
- PCI_F, PCI[1..7] Output Skew=500ps
- 3V66[0..3], IOAPIC[0..2] Output Skew=250ps
- SEL133/100# internal Pull up 250K registers



SEL133/100#	SEL1	SEL0	Function
0	1	1	Active 100MHz, 48MHz PLL Active
1	1	1	Active 133MHz, 48MHz PLL Active

APIC = Fix 16.67MHz@2.5V
3V66 = Fix 66MHz@3.3V
PCI = Fix 33MHz@3.3V

48MHz = Fix 48MHz@3.3V
REF = Fix 14.318MHz@3.3V




W163 Spread Award, Zero Delay Buffer : (10MHz - 133MHz)

- Cycle-to-Cycle Jitter = 200ps
- Output to output Skew= 250ps
- Device to Device Skew=700ps
- Propagation Delay=350ps


Title		Clock Generator 1	Rev
Document Number			100
MICRO-STAR INT'L CO., LTD.		Last Revision Date:	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		Tuesday, September 10, 2002	
http://www.msi.com.tw		Sheet	
		14 of 50	

Clock Generator 2










Micro Star Restricted Secret

Title		Rev
Clock Generator 2		100
Document Number		
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		15 of 50








Strapping	High	Low
PGNT#0	Enable ext. arbiter	Disable ext. arbiter
PGNT#1	Disable Xbus	Enable Xbus
PGNT#2	Enable IMB	Disable IMB






PCI Connectors








USB Connectors



ATA100 IDE CONNECTORS


PRIMARY IDE CONN.

SECONDARY IDE CONN.




Micro Star Restricted Secret






Title	ATA 66 IDE Connectors	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		22 of 50




11,16,18,27,29,31 AD[0..31] >> AD[0..31]




RESET VALUE	R92
RAGE XL	365
RAGE 128	374



Micro Star Restricted Secret	
Title	ATI Rage XL 1/4
Document Number	Rev 100
MICRO-STAR INT'L CO.,LTD.	Last Revision Date: Tuesday, September 10, 2002
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan	Sheet 23 of 50
http://www.msi.com.tw	




4MBytes SDRAM 16Mbit 512Kx16x2



Micro Star Restricted Secret


Title	ATI Rage XL 3/4	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		25 of 50

Video Connector






Micro Star Restricted Secret

Title	ATI Rage XL /44	Rev	
Document Number		100	
MICRO-STAR INT'L CO.,LTD.		Last Revision Date: Tuesday, September 10, 2002	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Sheet 26 of 50	




Micro Star Restricted Secret

Title	LAN 82550 1 - 1/2	Rev
Document Number	100	
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		27 of 50




Micro Star Restricted Secret

Title	LAN 82550 1 - 2/2	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.	Last Revision Date:	
No. 69, Li-De St, Jung-He City,	Tuesday, September 10, 2002	
Taipei Hsien, Taiwan	Sheet	
http://www.msi.com.tw	28	of 50




Micro Star Restricted Secret

















Title		LAN 82550 2 - 1/2		Rev
Document Number				100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Tuesday, September 10, 2002		
Sheet		29	of	50



Micro Star Restricted Secret


Title	LAN 82550 2 - 2/2	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		30 of 50






Micro Star Restricted Secret		
File	Primose IDE 2/2	Rev
Document Number		100
MICRO-STAR INT'L CO., LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		32 of 50

Disk On Module



Micro Star Restricted Secret


Title	Disk On Module	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		33 of 50




JBAT1 Clear CMOS	
1 - 2	Normal
2 - 3	Clear CMOS

Micro Star Restricted Secret

Title	NS PC97317 IO	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.	Last Revision Date:	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan	Tuesday, September 10, 2002	
http://www.msi.com.tw	Sheet	34 of 50



R85 - By RCC design,not stuff when normal operation




LPT-D25-BR-BI


D2x17-3:20.29.31-BK

FDD1


U14B






DRATE0_R R70 X.0 DRATE0



PE




NS-PC87417




Micro Star Restricted Secret		
Title	Parallel Port Header	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		35 of 50

Serial Port



INTERNAL MODEM


WAKEUP HEADER



Micro Star Restricted Secret

Title	Serial Port Header	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St. Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		36 of 50


Keyboard/Mouse Ports



Micro Star Restricted Secret


Title	Keyboard/Mouse Ports	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		37 of 50


Winbond W782D Hardware Monitor



Micro Star Restricted Secret

Title	Hardware Monitor	Rev	100
Document Number			
MICRO-STAR INT'L CO., LTD.	Last Revision Date:		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan	Tuesday, September 10, 2002		
http://www.msi.com.tw	Sheet	38	of 50





Vishay, SUB75N03-07 (N-CH, TO-263)

1. Vgs=+/-20V
2. Id(max)=75A@T=25 (Packet Limit)
=64A@T=100
3. Id=-30A, Rds(on)=7m0Hm @ Vgs=-10V
Id=-30A, Rds(on)=11m0Hm @ Vgs=-10V, T=125
4. Qg=130nC(max), Qgs=18nC(typ), Qgd=10nC(typ)
@Vds=15V, Id=75A, Vgs=10V

CET, CEB703AL (N-CH, TO-263)

1. Vgs=+/-20V
2. Id(max)=40A@T=125-Pulse
3. Id=-25A, Rds(on)=17m0Hm @ Vgs=-10V
Id=-10A, Rds(on)=30m0Hm @ Vgs=-4.5
4. Qg=50nC(max), Qgs=6nC(typ), Qgd=7nC(typ)
@Vds=10V, Id=25A, Vgs=10V

Output Cap. :
Use Fujitsu 820UF/4V (10*12.5mm) * 3 (Spec of Num=1.2315)
ESR=12m0Hm, RippleCurrent=5.04A


Input Cap. : (Total RippleCurrent=11.1A, Spec=8.34A),
Use Rubycon 4700UF/10V * 1
ESR=15m0Hm, RippleCurrent=3.4A (25mm)
Use Lelon 1500UF/10V (20mm) * 1
ESR=22m0Hm, RippleCurrent=2.15A

To meet Coppermine 1.133GHz CPU Transient Spec.
The spec as follow :
Vcore=1.7V, Imax=22A, Istpgnt=2.5A
Vtran(min)=-0.110V, Vtran(max)=+0.080V
Iripple(input)=8.34A

Micro Star Restricted Secret

Title	VRM 8.5 - CPU 1	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		40 of 50

VTTSEL L = 1.25V
 H = 1.5V



Title			{Title}
Size	Document Number		Rev
B	{Doc}		100
Date:	Tuesday, September 10, 2002		Sheet 41 of 50

Voltage Regulators



SI2303DS (P-CH, SOT-23) Spec :

1. $V_{GS} = \pm 20V$
2. $I_D = -1.7A$, $R_{DS(on)} = 210m\Omega$ @ $V_{GS} = -10V$, $T = 25^\circ C$
 $I_D = -1.3A$, $R_{DS(on)} = 460m\Omega$ @ $V_{GS} = -4.5V$


CET, CEU73AL (P-CH, TO-252)

1. Vgs=+/-20V
2. Id(max)=240A@T=125-Pulse
3. Id=-25A, Rds(on)=22mOhm @ Vgs=-10V
-10A, Rds(on)=40mOhm @ Vgs=-4.5
4. Qg=40nC(max), Qgs=6nC(typ), Qgd=2nC(typ)
@Vds=10V, Id=25A, Vgs=10V

VCC 3SBY Voltage Regulator



USB Power Control







IRLML6402 (P-CH, SOT-23) Spec :

1. $V_{GS} = +/ - 12V$
2. $I_D = -3.7A, R_{DS(on)} = 65m\Omega @ V_{GS} = -4.5V, T = 25^\circ C$
 $I_D = -2.2A, R_{DS(on)} = 135m\Omega @ V_{GS} = -2.5V, T = 25^\circ C$

Micro Star Restricted Secret


Title	System Voltage Regulators	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw	Last Revision Date: Tuesday, September 10, 2002	
	Sheet	
	42	of 50

370-pin Socket Decoupling



Micro Star Restricted Secret

Title	VRM Decoupling	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		43 of 50




Philip TTL Spec . T=25

74HC08 tpd=18ns(max)
 74HC14 tpd=25ns(max)
 74F07 tpd= 7ns(max)


Micro Star Restricted Secret

Title	Power OK / Reset	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.	Last Revision Date:	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan	Tuesday, September 10, 2002	
http://www.msi.com.tw	Sheet	44 of 50



Micro Star Restricted Secret

Title	Smart Debug LED	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Tuesday, September 10, 2002
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		45 of 50



Micro Star Restricted Secret

Title	Front Panel and ATX Power Connector	Rev	100
Document Number			
MICRO-STAR INT'L CO.,LTD.	Last Revision Date:		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan	Tuesday, September 10, 2002		
http://www.msi.com.tw	Sheet	46	of 50

General Spec.

PCI Config.

DEVICE	ICH INT Pin	IDSEL	CLOCK	PIN OUT	R# / G#
PCI SLOT1	INT#1 INT#2 INT#3 INT#4	AD18	PCICLK1		0
PCI SLOT2	INT#2 INT#3 INT#4 INT#1	AD19	PCICLK2		1
CSB5	INT#0 (USB) INT#1 INT#2 INT#3		SBPCLK		X
ATI Rage (VGA)	INT#5	AD20	VGACLK		2
LAN 1	INT#6	AD21	LAN1PCLK		3
LAN 2	INT#7	AD22	LAN2PCLK		4
Promise IDE Raid	INT#8	AD23	IDEPCLK		5
PCI66 SLOT1	INT#9 INT#10 INT#11 INT#12	P64AD18	P64CLK1		64R/G# 0

*AD26 = Check on ASUS board
**AD19 = Check on RCC reference schematic

NS PC97317

GPIO Pin	Type	Function	Pin Number
GPIO 22	I/O	Pull Up to 3VSB through 4.7K ohms (DLED1)	16
GPIO 23	I/O	Pull Up to 3VSB through 4.7K ohms (DLED2)	17
GPIO 24	I/O	Pull Up to 3VSB through 4.7K ohms (DLED3)	18
GPIO 25	I/O	Pull Up to 3VSB through 4.7K ohms (DLED4)	19
GPIO 15	I/O	RING#	24
GPIO 16	I/O	P64PME# PCI64 Bus PME# Event	25
GPIO 17	I/O	IO_PCIPME# PCI32 Bus PME# Event	26
GPIO 20	I/O	XEN Only 4.7K VCC3 Pull-High	15
GPIO 21	I/O	XWR Only 4.7K VCC3 Pull-High	14
GPIO 42	I/O	SLBTIN Only 4.7K 3VSB Pull-High	35
GPIO 50	I/O	Power Button	36
GPIO 51	I/O	SMI# EVENT	37
GPIO 52	I/O	SIOWAKE-UP Only 4.7K 3VSB Pull-High	38
GPIO 63	I/O	Only 3VSB Pull-High	48
GPIO 44	I/O	POR - External Event	50
GPIO 45	I/O	Suspend LED	51
GPIO 46	I/O	Power & Green LED	52
GPIO 47	I/O	Only 3VSB Pull-High	53

DRAM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	1010000B	DCLK0
DIMM 2	1010001B	DCLK1

W83782D	00101101B
82550	11001000B

Micro Star Restricted Secret

Title	General Spec.	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, September 10, 2002
Sheet	47	of 50

General Spec.

CSB5 General Purpose Event List			
Pin	Event	Orginal Signal	MS6394 implement
V3	GEVENT_0	ACPI General Purpose Event	CPU SERR# Event
W1	GEVENT_1	ACPI General Purpose Event	CPU ThermTrip# Event
W2	GEVENT_2	ACPI General Purpose Event	P2ALERT
W3	GEVENT_3	ACPI General Purpose Event	SMIINT0# W83782 SMI Event
W4	GEVENT_4	ACPI General Purpose Event	Therm# W83782 Thermal Event
Y4	GEVENT_5	No Use	
Y1	GEVENT_6	No Use	
Y2	GEVENT_7	No Use	
Y19	GEVENT_8	No Use	
V17	GEVENT_9	No Use	
U16	GEVENT_10	No Use	
V15	GEVENT_11	No Use	
T20	GEVENT_12	No Use	
T19	GEVENT_13	No Use	
T18	GEVENT_14	General Purpose Event	CMOS Clear
U18	GEVENT_15	General Purpose Event	Clear NVRAM #
Y16	GEVENT_16	No Use	
V12	GEVENT_17	General Purpose Event	CPU Present Detect
U12	GEVENT_18	No Use	
V19	GEVENT_19	General Purpose Event	IOAPIC
W20	GEVENT_20	General Purpose Event	IOAPIC
U14	GEVENT_21	No Use	
Y20	GEVENT_22	General Purpose Event	FOR BIOS CS# Function
U19	GEVENT_23	General Purpose Event	FOR BIOS Write Protect Function
U20	GPOC 0	General Purpose Event	SMBus Clock
V20	GPOC 1	General Purpose Event	SMBus Data
T17	GPOC 2	No Use	

Gevent 23	
H	Flash
L	non Flash

Intel PC SDRAM Register DIMM Spec :		
Type	PLL	Support
64MByte 72bit ECC SDRAM	Non	No
64MByte 72bit ECC SDRAM	Yes	Yes
72bit ECC Stacked SDRAM (2 Rows)	Yes	Yes
256MB using 16M*4 (64Mbit) SDRAMs		
512MB using 32M*4 (128Mbit) SDRAMs		
1GB using 64M*4 (256Mbit) SDRAMs		
72bit ECC Unstacked SDRAM (1 Row)	Yes	Yes
128MB using 16M*4 (64Mbit) SDRAMs		
256MB using 32M*4 (128Mbit) SDRAMs		
512MB using 64M*4 (256Mbit) SDRAMs		
Note :		
1.With PLL = CK0 -> PLL , CK1,CK2,CK3 Terminated		
2.Register Signal :		
S0#/S2# (Chip Selset)		
DOMB[0..7] (DQ Mask)		
BA[0..1] (Bank Select)		
A[0..12] (Address)		
RAS# (Row Address Strobe)		
CAS# (Column Address Strobe)		
CKE0 (Clock Enable)		
WE# (Write Enable)		

CNB30LE DRAM Support List		
Generation	Depth	Size/Row
16M 2-Banks SDRAM	11/9	16MB
	11/10	32MB
	13/10	128MB
	12/8	32MB
	12/9	64MB
	12/10	128MB
	13/10	256MB**
	12/9	64MB
	12/10	128MB**
	13/10	256MB**
128M 4-Banks SDRAM	*12/11	256MB
	13/8	64MB
	13/9	128MB
	13/10	256MB
	13/11	512MB
	*12/10	128MB
256M 4-Banks SDRAM		
*Not List in CNB30LE"Table2. MA Mapping for Row and Column Address for SDRAM"		
** Not List in CNB30LE "Table 1. Support SDRAMs" table		


TTL Gate Count List :		
TTL	Num.	Locate (Free Gate)
74F07	3	U10(1),U6(0),U1(0)
74F08	2	U58-5VSB(2)
74F244	2	U7(0),U9(0)
74HC08	1	U2(0)
74HC14	3	U5(1),U16(0),U57-5VSB(2)
74HC273	1	U8(0)
74LVC07	1	U3(0)

Micro Star Restricted Secret


Title	Genreal Spec.	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, September 10, 2002
Sheet		48 of 50

General Spec.

Power Button Event Ckt :




Panel Reset Button Event Ckt :




System Power OK Architecture :



Reset Timing :




System Reset Map :




Micro Star Restricted Secret

Title	Genreal Spec.	Rev
Document Number		100
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Tuesday, September 10, 2002
Sheet	49	of 50

BAS70




2N7002




CEU603




PMBT2369




NDS351




2N3904



Si2303



LM431



DIODE

