

Last Schematic Update Date:
03/01/2001

MS-6378 Version 1.0

CPU: AMD Socket-462 Processor

**System Chipset: VIA KLE133(North)
+ 686B (South)**

**Expansion: PCI * 3
CNR * 1**

**On Board Device:
AC97 Codec ALC100P**

Optional: ISA * 1

ERP BOM	Function Description
601-6378-04S	MSI Standard: With CNR. W/O ISA, LAN, STR.
601-6378-03S	MSI Option:A With ISA, LAN, CNR. W/O STR.
601-6378-05S	For Legend: With ISA, CNR, STR. W/O Lan. Special Request: Legend SPEC.
601-6378-010 from 04S	MSI Standard: With CNR, STR. W/O ISA, LAN.
601-6378-020 from 03S	MSI Option:A With ISA, LAN, CNR, STR.











For Actebis: w/o ISA, w/o LAN.
Special Request: I/O with Shield.

TITLE SHEET

COVER SHEET	1
AMD-K7 SOCKET-A	2, 3
NORTH BRIDGE (VIA VT8361)	4, 5, 6
SOUTH BRIDGE (VIA VT82C686B)	7, 8
CLOCK SYNTHESIZER	9
SDRAM DIMMS	10
PCI SLOTS	11
AMR/CNR & ISA SLOT	12
AC'97 CODEC	13
AUDIO/GAME PORT	14
USB, PS2 K/B & MOUSE	15
IDE CONNECTORS	16
COM/LPT PORTS, RI, WOL, WOM & FAN	17
VGA CONNECTOR	18
VRM SC1155	19
LINEAR REGULATOR & STR	20
FRONT PANEL	21
RTL8100 LAN CHIPSET	22
BYPASS CAPACITORS	23
BLOCK DIAGRAM	24
GPIO SPEC	25
History I	26



Micro Star Restricted Secret

Title	Cover Page	Rev
Document Number	MS-6378	100
MICRO-STAR INT'L CO., LTD.		Last Revision Date
No. 69, Li-De St, Jung-He City,		Friday, March 23, 2001
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		1 of 28




Micro Star Restricted Secret

Title	PPGA_462 CPU (Signals)	Rev	100
Document Number	MS-6378	Last Revision Date:	Friday, March 23, 2001
MICRO-STAR INT'L CO., LTD.		No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan	
http://www.msi.com.tw		Sheet 2 of 28	




FID Codes



Four-Bit FID	Clock Multiplier	Four-Bit FID	Clock Multiplier
0000	11.0	1000	7.0
0001	11.5	1001	7.5
0010	12.0	1010	8.0
0011	12.5	1011	8.5
0100	5.0	1100	9.0
0101	5.5	1101	9.5
0110	6.0	1110	10.0
0111	6.5	1111	10.5




These 16 locations are for processor type keying for forwards and backwards compatibility. These key pins should be treated as NC pins.


AMD Socket-A processors will not implement a pin at location AH6. When a socket that does not provide a pin hole at location AH6 is used a non-AMD PGA370 part will not fit into the Socket-A.





Micro Star Restricted Secret		
Title	NORTH BRIDGE VT8361 (PCI & Graphics)	Rev
Document Number	MS-6378	100
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St. Jung-He City,		Last Revision Date:
Taipei Hsien, Taiwan		Friday, March 23, 2001
http://www.msi.com.tw		Sheet
		6 of 28





Frequency table for RTM560-141



FS3-0				CPU	PCI	CPU/PCI	Spread Spectrum
4	3	2	1				
OFF	OFF	OFF	OFF	133.3	33.3	4	+/- 5%
OFF	OFF	OFF	ON	75	37.5	2	+/- 5%
OFF	OFF	ON	OFF	100.2	33.3	3	+/- 5%
OFF	OFF	ON	ON	66.8	33.4	2	+/- 5%
OFF	ON	OFF	OFF	79	39.5	2	OFF
OFF	ON	OFF	ON	110	36.7	3	OFF
OFF	ON	ON	OFF	115	38.3	3	OFF
OFF	ON	ON	ON	120	39	4	OFF
ON	OFF	OFF	OFF	133.3	33.3	4	OFF
ON	OFF	OFF	ON	83	27.7	3	OFF
ON	OFF	ON	OFF	100.2	33.3	3	OFF
ON	OFF	ON	ON	66.8	33.4	2	OFF
ON	ON	OFF	OFF	124	31	4	OFF
ON	ON	OFF	ON	129	32.3	4	OFF
ON	ON	ON	OFF	138	34.5	4	OFF
ON	ON	ON	ON	143	35.8	4	OFF

Frequency table for ICS94215

FS3-0				CPU	PCI	CPU/PCI
3	2	1	0			
1	1	1	1	133.3	33.3	4
1	1	1	0	117	39	3
1	1	0	1	115	38.33	3
1	1	0	0	113	37.67	3
1	0	1	1	111	37.00	3
1	0	1	0	110	36.67	3
1	0	0	1	109	36.33	3
1	0	0	0	107	35.67	3
0	1	1	1	100	33.33	4
0	1	1	0	105	35.00	3
0	1	0	1	103	34.33	3
0	1	0	0	100.9	33.57	3
0	0	1	1	102	34	3
0	0	1	0	101	33.67	3
0	0	0	1	95	31.67	3
0	0	0	0	90	30	3



Micro Star Restricted Secret


Title	CLOCK SYNTHESIZER	Rev
Document Number	MS-6378	100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-Ho City, Taipei Hsien, Taiwan		Friday, March 23, 2001
http://www.msi.com.tw		Sheet
		9 of 28




MICRO STAR RESTRICTED SECRET

Title	SDRAM (DIMM1 and DIMM2)	Rev
Document Number	MS-6378	100
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St. Jung-He City,		Friday, March 23, 2001
http://www.msi.com.tw		Sheet
		10 of 28








**1-2 Normal(Default)
2-3 USB Wake Up**

Micro Star Restricted Secret









Title	KB/MOUSE & USB CONNECTORS	Rev
Document Number	MS-6378	00B
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		Friday, March 23, 2001
http://www.msi.com.tw		Sheet
		15 of 28




Pin connection diagram for the YD200-CB-1 module. The diagram shows a 40-pin connector with pins numbered 1 to 40. The connections are as follows:


Pin	Signal
1	-IDERST1
2	PDD 7
3	PDD 6
4	PDD 5
5	PDD 4
6	PDD 3
7	PDD 2
8	PDD 1
9	PDD 0
10	PDD REQ
11	-PD TOW
12	-PD TOR
13	P TORBY
14	-PDD ACK
15	IRQ I4
16	PD A1
17	PD A0
18	-PD CS1
19	HB LED1
20	PDD 8
21	PDD 9
22	PDD 10
23	PDD 11
24	PDD 12
25	PDD 13
26	PDD 14
27	PDD 15
28	CSEL_1
29	R134
30	470
31	PD A2
32	-PD CS3
33	PD33_66
34	PD33_66
35	PD33_66
36	PD33_66
37	PD33_66
38	PD33_66
39	PD33_66
40	PD33_66

The module is labeled YD200-CB-1 at the bottom left.



Title	IDE1 & IDE2 CON NECTORS	Rev	
Document Number	MS-6378		00B
MICRO-STAR INT'L CO.,LTD.		Last Revision Date: Friday, March 23, 2001	
No. 69, Li-De St, Jung-gu Hsueh City, Taipei Hsien, Taiwan http://www.msi.com.tw		Sheet 16 of 28	






Trace Note:
1.The 5V traces should be 20 mils to VGA/DFP


Micro Star Restricted Secret

Title	VGA Connector	Rev
Document Number	MS-6378	00B
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Friday, March 23, 2001
Sheet		18 of 28




Micro Star Restricted Secret


Title	SC1155	Rev	
Document Number	MS-6378		008
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St., Jung-Hs City, Taipei Hsien, Taiwan http://www.msi.com.tw			
Last Revision Date:		Friday, March 23, 2001	
Sheet		19 of 28	



UP TO 60MILS TRACE WIDTH TO PCI SLOT TO MINIMUM VOLTAGE DROOP



RESUME POWER GOOD GENERATE CIRCUIT




ACPI S3 (SUSPEND TO RAM) POWER CIRCUIT



2.5V Supply to VCC25 power balls of NB
(locate near North Bridge)

Micro Star Restricted Secret



Title	ACPI STR POWER	Rev
Document Number	MS-6378	00B
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-Ho City, Taipei Hsien, Taiwan		Friday, March 23, 2001
http://www.msi.com.tw		Sheet
		20 of 28



POWER GOOD GENERATE CIRCUIT



Put near ATX Power Connector




4.7ms with K7PWRGD


4.24ms with K7PWRGD

Micro Star Restricted Secret

Title	Front Panel	Rev
Document Number	MS-6378	00B
MICRO-STAR INT'L CO., LTD.		Last Revision Date
No. 69, Li-De St. Jung-He City,		Friday, March 23, 2001
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		21 of 28



Block Diagram



Micro Star Restricted Secret

Title	BLOCK DIAGRAM	Rev
Document Number	MS-077	100
MICRO-STAR INT'L CO., LTD.		
No. 69, Li-De St., Jung-Ho City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	24	of 28

General Purpose I/O Spec.

VIA686A GPIO Pin	Pin Out	Function	Default
GPIO 0	T8	PWRLED	
GPIO 1	V9	-SUSA	
GPIO 2	W9	-SUSB	
GPIO 3	V10	-SUSST	
GPIO 4	Y12	-CPUSTP	
GPIO 5	V12	GPOC(BIOS Protect)	
GPIO 7	T7	-SLP	
GPIO 8	T14	GPOA(CpuFanControl)	
GPIO 9	U12	SYSFAN	
GPIO 10	V14	Chassis Instruction	
GPIO 11	U8	GPIO D(SysFanControl)	
GPIO 12	T5	Suspend Led	
GPIO 13	U5	-SOE	
GPIO 14	E12	IRTX	
GPIO 15	D12	IRRX	
GPIO 16	L2	-DACK0	
GPIO 17	E1	-DACK1	
GPIO 18	D2	-DACK3	
GPIO 19	L4	-DACK5	
GPIO 20	M3	-DACK6	
GPIO 21	N2	-DACK7	
GPIO 22	Y15	JAY	
GPIO 23	V15	JAX	
GPIO 24	H3	-USBOC1	
GPIO 25	G5	-USBOC0	

H/W Monitor

GPIO Pin	Pin Out	Function
VSENS1	U13	Voltage Sense Vcore
VSENS2	V13	Voltage Sense 2.5V
VSENS3	W14	Voltage Sense 5V
VSENS4	Y14	Voltage Sense 12V
VREF	T13	Voltage Reference
TSENS1	W13	CPU Temperature Sense
TSENS2	Y13	Syetem Temperature Sense
FAN1	T12	CPU FAN Speed Monitor
FAN2	U12	Power FAN Speed Monitor

DEVICE	INT Pin	IDSEL	PCI REQ/GNT
PCI Slot 1	INTA#	AD19	REQ #0/GNT#0
PCI Slot 2	INTB#	AD20	REQ #1/GNT#1
PCI Slot 3	INTC#	AD21	REQ #2/GNT#2
RTL8100 LAN	INTD#	AD26	REQ #3/GNT#3
VIA686A		AD18	PREQ # /PGNT#
VT8361	INTA#		

Power State	-RSMRST	-SUSST	-SUSA	-SUSB	-SUSC
On	1	1	1	1	1
POS	1	1	0	1	1
STR	1	1	0	0	1
STD/ Soft-off	1	1	0	0	0
Delay 4 Sec.	1	0	0	0	0
Mechanical off	0	1	0	0	0

Micro Star Restricted Secret

Title	GPIO SPEC	Rev
Document Number	MS-078	00B
MICRO-STAR INT'L CO., LTD.	Last Revision Date: Monday, March 12, 2001	
No. 69, Li-De St., Jung-Hsi City, Taipei Hsien, Taiwan	Sheet	26 of 28
http://www.msi.com.tw		

0B Revision History (Changes from Rev 0A)








7	To fix schematics Error on BIOS Data Siganls.
12	Remove AMR Slot.
13	Change Codec Power for Cost Down.
20	Change VCC2_5 Power from 1084DS to US1150.
3	Change RN20 & RN21 Power form VCCA_PLL to VCC3.
5	Add C369 on VSUS Signals.
17	U5 Siganls Error Fix.
19	Change Output Capacitor from 2700uF/6.3V to 1500uF/10V for cost Down.

0C Revision History (Changes from Rev 0B)

15	USB1 PinOut Error Fix. Change USB Power from Fuse to Hi-Side MOS(U23&U24). Add Capacitor on USB Power Input.
22	Add a Diode D21 between VDD33 and VDD25
17	JWOL1 Connector Siganls Error Fix.(Swap Pin.1&3.)
21	Change R322 & R319 Power from SB3V to SB5V.
8	Add a Resistor between SB -SUSST and NB -NBSUSST. Add a Pull-Up Resistor to SB3V and VCC3 on -NBSUSST.
8	R230 Change Power from VCC3 to VBAT.
6	Remove FB38,FB39,C215,CM10.
9	Remove R192,EC25 and U13.27 direct connector to VCCCLK. Remove U12,R157 and R158.
5	Change Strap Resistor for VIA Recommend.
17	Change U7 to Resistor and Capacitor Network.



1.0 Revision History (Changes from Rev 0C)

7	Change XBUS Buffer from 16LCX245 SSOP48 to 74LV245 SSOP20.(Cost Down)
21	Change LED Control Schematics.
19	Add Input Capacitor for future reserved.
8	Change D18,D19 from 1N5817S to 1N4148S avoid leakage current.





For A2 Customer Requirement Component:

For A2 : N56-12F0041-F02.



For A2 : N53-08M0031-F02.

For msi Standard Component:



Micro Star Restricted Secret

Title	Packing	Rev
Document Number	MS-6378	00B
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		Friday, March 23, 2001
http://www.msi.com.tw		Sheet
		27 of 28

Trace type	Trace width(mils)	Spacing(mils)
singal	5	10
clock	X	X
power	30	20
USB clock as short as possible or less than 9"		

Clock trace	Desired length	Allowable range	Singals
Clockgen-->CPU	Lcpu	1"-9"	CPUCLK, -CPUCLK
Clockgen-->NB	Lcpu+2"	1"-9"	HCLK
Clockgen-->SDCLK[0:7]	Lsd	1"-4"	DCLK[0:7]
Clockgen-->NB(DCLKI)	Lsd+3"	5"-8"	DCLKI
NB-->Clockgen(DCLK0)	Ldout	1"-8"	DCLK0
Clockgen-->NB(GUICLK)	Lgout	1"-8"	GUICLK
Clockgen-->VT836X(NB)	Lpci+3"	4"-15"	NPCLK
Clockgen-->SB	Lpci+3"	4"-15"	SPCLK
Clockgen-->PCI1	Lpci	1"-12"	PCICLK0
Clockgen-->PCI2	Lpci	1"-12"	PCICLK1
Clockgen-->PCI3	Lpci	1"-12"	PCICLK2
Clockgen-->LANCLK	Lpci	1"-12"	LANCLK

Signals	Desired length	Allowable range	Allowable range
MA[0:14]	L2	2"-4"	
MD[0:63]	L2	2"-4"	
-CAS[0:7]	L2	2"-4"	
-SWE	L2	2"-4"	
-SRAS	L2	2"-4"	
-SCAS	L2	2"-4"	
-RAS[0:1]	L2	2"-4"	
-RAS[2:3]	L2		2"-4"
-CKE[0:1]	L3	2"-4.5"	
-CKE[2:3]	L3		2"-4.5"

Ultra DMA/66 Guide-line	Signals	Before termination resisor	After termination resisor to IDE connect
1.IDE signals is in a minimum of 5 mil wide and 10 mils between two adjacent traces. 2.Data and strobe lines should be routed as a bus.The total trace length of these signals should be short than 4.5".The maximum trace length difference among them must be less than 1".Other lines should be as short as possible.	-IDERST1,-IDERST2,-PDIOW,-SDIOW ,-PDIOR,-SDIOR,-PDDACK,-SDDACK ,-PDCS1,-SDCS1,-PDCS3,-SDCS3 ,PDA[0:2],SDA[0:2],PDD[0:15] ,SDD[0:15]	L6<1"	L7<3.5"
	IRQ14,IRQ15,PIORDY,SIORDY ,PD33_-66,SD33_-66,PDDREQ ,SDDREQ	L7<3.5"	L6<1"

LAN TX/RX Differential Pair Signals
Guideline: 1.Trace Width 8mil,Spacing between signals 10mil,Minimum separation between TX/RX 40mils. 2.TX Pair Terminal Resistors closed to Transformer,RX Pair Terminal Resistors closed to Chipset.

USB Differential Pair Signals
Guideline: 1.Trace Width 8mil,Spacing between signals 12mil,Minimum separation between TX/RX 20mils. 2.Differential Pair Trace Length within +/- 50mil.

Socket-A S2K Clock Forwarded Singal Groups			
Guideline: 1.The singal trace mismatch should be less than 100 mils between longest one and shortest one within the same group. 2.5 mil trace width. 3.15 mil minimum clearance to other signals at least.(20 mil recommended) 4.Maintain 50 mil minimum clearance to its own serpentine segment. 5.Pull-up resistors must be kept with 1" of the VT836X chip			
Group Name	Signals in Group	Clocks for Group	Allowable range
Data 0	-SDATA[0:15]	-DICK0,-DOCLK0	0.01"-6"
Data 1	-SDATA[16:31]	-DICK1,-DOCLK1	0.01"-6"
Data 2	-SDATA[32:47]	-DICK2,-DOCLK2	0.01"-6"
Data 3	-SDATA[48:63]	-DICK3,-DOCLK3	0.01"-6"
Address IN	-AIN[2:14],-DIWAL	-AINCLK	0.01"-6"
Address OUT	-AOUT[2:14]	-AOCLK	0.01"-6"

Micro Star Restricted Secret

File	Design Guide	Rev
Document Number	MS-6378	00B
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		Friday, December 29, 2000
http://www.msi.com.tw		Sheet 28 of 28