

MS-6367 micro-ATX

Revision 0.0D

AMD Socket A Processor


nVIDIA CRUSH-12/MCP-1 Chipset

Winbond 83627HF-AW LPC I/O

Title	Page
Cover Sheet	1
Block Diagram	2
GPIO SPEC	3
462 PGA Socket	4,5
PLL Delay	6
CRUSH12	7,8,9,10,11
AGP Connector	12
Videos Connectors	13
System Memory	14,15,16
DDR Terminations	17,18
MCP-1	19,20,21
Flash ROM	22
CNR Riser	23
AC'97 Codec	24
Audio Amplifier	25
Audio Connectors	26
LAN	27
LAN Connector	28
PCI Connectors	29,30
ATA100 Connector	31
USB Connectors	32,33
LPC I/O	34
Hardware monitor	35
Parallel Port	36
Serial Port	37
Game Port	38
Keyboard/Mouse Connectors	39
VRM 9.0	40
Vcore Setting	41
DDR Regulators	42
System Voltage Regulators	43
Front Panel	44
Pull-up Resistors	45
VRM Decoupling	46
System Decoupling	47
AutoBOM Manual parts	48
History	49,50

Micro Star Restricted Secret		
Title	Cover Sheet	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St. Jung-Ho City, Tainan Hsien, Taiwan		Monday, September 03, 2001
http://www.msi.com.tw		Sheet 1 of 50

Block Diagram



Micro Star Restricted Secret

Title	Block Diagram	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St. Jung-Hsi City, Taipei Hsien, Taiwan http://www.msi.com.tw		
Last Revision Date: Monday, September 03, 2001		Sheet 2 of 50

General Spec.

MCP - 1

GPIO Pin	Type	Function
GPIO 0	I/O	PCI_REQ#4 (multifunction pin)
GPIO 1	I/O	PCI_GNT#4 (multifunction pin)
GPIO 2	I/O	PCI_PERR# (multifunction pin)
GPIO 3	I	PCI_IRQ#E (multifunction pin)
GPIO 4	I	MII_RXER (multifunction pin)
GPIO 5	I	Pull up through 8.2K ohms (LPC_DRQ#1)
GPIO 6	I	USB_OC1# (multifunction pin)
GPIO 7	I	USB_OC2# (multifunction pin)
GPIO 8	I	USB_OC2# (multifunction pin)
GPIO 9	I	USB_OC2# (multifunction pin)
GPIO 10	I	USB_OC2# (multifunction pin)
GPIO 11	I	AC_SDIN1
GPIO 12	I	A20GATE (multifunction pin)
GPIO 13	O	SPDIF (multifunction pin)
GPIO 14	I/O	CNR Detected
GPIO 15	I/O	CRUSH Fan Contrl (multifunction pin)
GPIO 16	I/O	Pull Up to 3.3V through 1K ohms (BIOS protect)
GPIO 17	I/O	Pull up through 8.2K ohms (PRDY#)
GPIO 18	I/O	NC(CPUSLP#)
GPIO 19	I/O	SLPBTN# (multifunction pin)
GPIO 20	I/O	SLP_S1# (multifunction pin)
GPIO 21	I/O	EXTSMI# (multifunction pin)
GPIO 22	I/O	THERM# (multifunction pin)
GPIO 23	I/O	Pull up through 10M ohms to 1.2V(INTRUDER#)
GPIO 24	I/O	RI# (multifunction pin)
GPIO 25	I/O	KBRST# (multifunction pin)
SPIO 0	I/O	SM_CLK0 (multifunction pin)
SPIO 1	I/O	SM_DATA0 (multifunction pin)
SPIO 2	I/O	SM_CLK1 (multifunction pin)
SPIO 3	I/O	SM_DATA1 (multifunction pin)
SPIO 4	I/O	DDC_CLK (multifunction pin)
SPIO 5	I/O	DDC_DATA (multifunction pin)
SPIO 6	I	Pull up through 4.7K ohms (SMB_ALERT#)

BIOS Protect Config.	
BIOS_Un_Protected	1
BIOS Protected	0

SPDIF output control Config.	
Analog output	1(default)
SPDIF output	0

STR Control Config.	GPIO23
Power Off	1
Power On / Disable	1
Before Enter S3	0

PCI Config.

DEVICE	MCP1_INT Pin	REQ# / GNT#	IDSEL	CLOCK	CLK_GEN PIN OUT
PCI Slot 1	INTA# INTB# INTC# INTD#	PCI_REQ#0 PCI_GNT#0	AD16	PCICLK0	MCP1/AB20 (PCI_CLK0)
PCI Slot 2	INTB# INTC# INTD# INTA#	PCI_REQ#1 PCI_GNT#1	AD17	PCICLK1	MCP1/AB18 (PCI_CLK1)
PCI Slot 3	INTC# INTD# INTA# INTB#	PCI_REQ#2 PCI_GNT#2	AD18	PCICLK2	MCP1/AB12 (PCI_CLK2)
PCI Slot 4 (RESVD)	INTE#	PCI_REQ#3 PCI_GNT#3	AD19	PCICLK4	MCP1/AB6 (PCI_CLK4)

LPC

GPIO Pin	Type	Function
GPIO 24	I/O	SPDIF output control.
GPIO 32	I/O	Secondary IDE ATA66/100 detection (ATADET1)
GPIO 33	I/O	Primary IDE ATA66/100 detection (ATADET0)

LPC Flash ROM

GPIO Pin	Type	Function
GPI 0	I	Pull down through 8.2K ohms (unused)
GPI 1	I	Pull down through 8.2K ohms (unused)
GPI 2	I	Pull down through 8.2K ohms (unused)
GPI 3	I	Pull down through 8.2K ohms (unused)
GPI 4	I	Pull down through 8.2K ohms (unused)

DDR DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	1010000B	MCLK_A0/MCLK_A0# MCLK_A1/MCLK_A1# MCLK_A2/MCLK_A2#
DIMM 2	1010001B	MCLK_B0/MCLK_B0# MCLK_B2/MCLK_B2# MCLK_B4/MCLK_B4#
DIMM 3	1010010B	MCLK_B1/MCLK_B1# MCLK_B3/MCLK_B3# MCLK_B5/MCLK_B5#

SMBUS Config.

DEVICE	ADDRESS
LPC IO	0101101B
MII EEPROM	1010011B
CNR	1010100B


Micro Star Restricted Secret

Title	GPIO SPEC	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St., Jung-He City, Tainan Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Monday, September 03, 2001
Sheet	3	of 50

Socket A Part 1

462-Pin Socket Part 1

All CPU interface are 2.5V tolerant



Power Up Strappings :

CFID[3:0] => CPU Clock Multiplier

0000	3	1000	7
0001	3.5	1001	7.5
0010	4	1010	8
0011	4.5	1011	8.5
0100	5	1100	9
0101	5.5	1101	9.5
0110	6	1110	10
0111	6.5	1111	Reserved


match the transmission line
Push-Pull compensation circuit

* Trace lengths of CLKOUT
and CLKOUT# are between
2" and 3"

Micro Star Restricted Secret

Title	462-pin Socket : Part 1	Rev	
Document Number	MS-6367	00D	
MICRO-STAR INT'L CO., LTD.	Last Revision Date:		
No. 69, Li-De St, Jung-He City,	Thursday, September 06, 2001		
Taipei Hsien, Taiwan	Sheet		
http://www.msi.com.tw	4 of 50		



Socket A Part 2



462-Pin Socket Part 2

VCCA_PLL
0 ~ 100 mA
2.25 ~ 2.75 V

U13B
N12-4620011-F02




BP0_CUT
BP1_CUT
BP2_CUT
BP3_CUT

Micro Star Restricted Secret


Title	462-pin Socket : Part 2	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Thursday, September 06, 2001		
Sheet	5	of 50

PLL Delay



Micro Star Restricted Secret		
Title	PLL Delay	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Thursday, September 06, 2001		
Sheet	6	of 50


CRUSH12, Part 1 : Host Interface



Micro Star Restricted Secret

Title	CRUSH12, Part 1 : Host Interface	Rev	
Document Number	MS-6367		00D
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Thursday, September 06, 2001	
Sheet		7 of 50	


CRUSH12, Part 2 : Memory Interface




Micro Star Restricted Secret

Title	CRUSH12, Part 2 : System Memory	Rev
Document Number	MS-6367	000
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Thursday, September 06, 2001 Sheet 8 of 50

CRUSH12 Part 3 : AGP, Video and LDT Interface



CRUSH12
PART 3
AGP 4X,
VIDEO,
AND
LDT INTERFACE




Use surface mount caps placed closed as possible to power pins with short, wide direct connections.

Micro Star Restricted Secret

Title	CRUSH12, Part 3 : AGP4X, Video and LDT Interface	Rev	
Document Number	MS-6367	00D	
MICRO-STAR INT'L CO.,LTD.	Last Revision Date:		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw	Thursday, September 06, 2001		
Sheet	9	of	50

CRUSH Part 4 : Power and GND




CRUSH12 PART 4 Power and GND

Micro Star Restricted Secret


Title	CRUSH12, Part 4 : Power and GND	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Thursday, September 06, 2001		
Sheet 10 of 50		

CRUSH12 Strapping Pin



AGP signals SBA[1:0] specify the CPU FSB clock frequency.


Host Freq.	SBA1	SBA0
66MHz	0	0
100MHz	0	1
RESERVE	1	0
133MHz	1	1



AGP signal SBA3 determine whether to use the USER defined ROM table or the "SAFE" mode ROM table.


0 = "SAFE" mode table
1 = USER defined table

FSB Mode	SBA3
SAFE	0
AUTO	1



Function		LDT internal terminations		CPU Type strapping	
		Enable	Disable	Intel	AMD
HSYNC	Buffered	0	1	X	X
	Non-Buffered	0*	1	X	X
VSYNC	Buffered	X	X	1	0
	Non-Buffered	X	X	1	0*

Use 10K pu/pd if VSYNC/HSYNC are buffered;
use 2.2K if VSYNC/HSYNC are un-buffered.
* Default



AGP signal SBA2 determine if the CPU FSB frequency should be set based upon the SBA[1:0] straps or those stored in the ROM table.


0 = Use values stored in ROM tables.
1 = AUTO detect by reading SBA[1:0]

FSB Set.	SBA2
ROM	0
AUTO	1

AGP 1.5V Connector

Title	AGP 1.5V Connector	Rev	
Document Number	MS-6367	00D	
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:	
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Thursday, September 06, 2001	
Sheet	12	of	50


Video Connector



Micro Star Restricted Secret

Title	Video Connector	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Friday, September 07, 2001
Sheet		13 of 50

SYSTEM MEMORY



Micro Star Restricted Secret		
Title	System Memory : DDR DIMM 1	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Friday, September 07, 2001		Sheet
		14 of 50

SYSTEM MEMORY

DDR DIMM SOCKET
184 PIN


SLAVE ADDRESS = 1010001B

Place 104p Cap. near the DIMM

Micro Star Restricted Secret


Title	System Memory : DDR DIMM 3	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Thursday, September 06, 2001
Sheet		15 of 50

SYSTEM MEMORY




Micro Star Restricted Secret		
Title	System Memory : DDR DIMM 2	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Thursday, September 06, 2001		Sheet
		16 of 50




DDR Terminations



DDR Terminations




8.15.16 MDQ_B[63..0] << MDQ_B[63..0]
8.15.16 MDQS_B[7..0] << MDQS_B[7..0]
8.15.16 MDQM_B[7..0] << MDQM_B[7..0]



Micro Star Restricted Secret		
Title	DDR Terminations Bank 1	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Friday, September 07, 2001		Sheet
		18 of 50


MCP1, Part 1




Micro Star Restricted Secret

Title	MCP1, Part 1	Rev	
Document Number	MS-6367		00D
MICRO-STAR INT'L CO., LTD.		Last Revision Date:	
No. 69, Li-De St, Jung-Hsue City, Taipei Hsien, Taiwan		Thursday, September 06, 2001	
http://www.msi.com.tw		Sheet	19 of 50

MCP1, Part 2




MCP1, Part 3




Micro Star Restricted Secret

Title	MCP1, Part 3	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Thursday, September 06, 2001 Sheet 21 of 50

Flash ROM




Comm. Networking Riser



Micro Star Restricted Secret

Title	Communication Networking Riser	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Friday, September 07, 2001
Sheet		23 of 50


AUDIO CODEC



Micro Star Restricted Secret

Title	Audio Codec	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Friday, September 07, 2001 Sheet 24 of 50

Audio Amplifier



Micro Star Restricted Secret		
Title	Audio Amplifier	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Thursday, September 06, 2001		
Sheet	25	of 50

Audio Connector

C	B	A	Output
1	1	0	Y1,Z1
0	0	0	Y0,Z0

Audio Connector

The schematic diagram illustrates the internal connections of the YCN15F-001-1 module. Key components and connections include:

- SPKR NEXT R:** Connected to pin 23 (R) and pin 22 (G). A capacitor C584 (180P) is connected between pin 22 and ground.
- SPKR NEXT L:** Connected to pin 21 (L) and pin 20 (G). A capacitor C585 (180P) is connected between pin 21 and ground.
- LINER:** Connected to pin 19 (R) and pin 18 (G).
- LINEL:** Connected to pin 17 (L) and pin 16 (G).
- MICPWR:** Connected to pin 27 (R) and pin 26 (G). A 4.7K resistor (R4) is connected between pin 27 and a +5V supply.
- MIC_IN:** Connected to pin 25 (L) and pin 24 (G). A capacitor C12 (104P) is connected between pin 25 and ground. A note "NO STUFF" is present near pin 25.
- MIC_OUT:** Connected to pin 29 (G) and pin 28 (L).
- Other components:** Diodes labeled "AND" are connected to pins 22, 21, 18, 17, 26, 25, and 28. A 5V supply is connected to pin 27.

The schematic diagram illustrates the audio output stage. The MIC_IN signal is connected to the X_0 input of the AUDIO101 codec via resistor R521. The SPKR_R and SPKR_L outputs of the codec are connected to the VREFOUT pin and the SPKR_NEXT_R and SPKR_NEXT_L pins, respectively. The SPKR_NEXT_R and SPKR_NEXT_L pins are also connected to the X_CON5X2 pin. A +5V/R supply is connected to the codec, and a C610 104P capacitor is connected to the SPKR_NEXT_R pin.

Micro Star Restricted Secret			
Title Audio Connector		Rev 00D	
Document Number MS-6367		Last Revision Date: Friday, September 07, 2001	
MICRO STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-Her City, Taipei Hsien, Taiwan http://www.msi.com.tw		Sheet 26 of 50	

LAN

1.HW/SW=1
Set as SW mode

2.MII/SI=0
MII Enable

3.NOD/REP=0
NODE Operation

InSWmode

Pin2 (10/100SEL) is output now
is 10MHz 100MHz
Low(0) is 10Base-T, High(1) 100Base-T

Pin24 (DPXSEL) is output now
is Half or Full
Low(0) is Half-Duplex, High(1) Full-Duplex

Pin26 (ANSEL) is output, show Auto Negotiation
is Enable or Disable
Low(0) is Disable, High(1) Enable

PHY Address = 00001


Pin55(P0AC) pull_high ADD0 = 1

Pin	Function	Value
R63	1.5KST	1.5K
R65	12.1KST	12.1K
R66	2KST	2K
R72	1K	1K
R73	1K	1K
R76	1K	1K
R77	1K	1K
R78	1K	1K
R80	1K	1K
R43	1K	1K
R44	1K	1K
R45	1K	1K
R46	10K	10K
R48	1K	1K
R64	22	22
R67	22	22
R70	1K	1K
R71	22	22
R79	4.7K	4.7K
C34	104P	104P
C37	33P	33P
C38	104P	104P
C39	104P	104P
C40	104P	104P
C41	104P	104P
C42	104P	104P
C43	104P	104P
C44	104P	104P
C45	104P	104P
C46	104P	104P
C47	104P	104P
C48	104P	104P
C49	104P	104P
C50	104P	104P
C51	104P	104P
C52	104P	104P
C53	104P	104P
C54	104P	104P
C55	104P	104P
C56	104P	104P
C57	104P	104P
C58	104P	104P
C59	104P	104P
C60	104P	104P
C61	104P	104P
C62	104P	104P
C63	104P	104P
C64	104P	104P
C65	104P	104P
C66	104P	104P
C67	104P	104P
C68	104P	104P
Y2	25MHz	25MHz
Q4	2N3904S	2N3904S

Pin55(P0AC) pull_high ADD0 = 1

Micro Star Restricted Secret			
Title		Rev	
Document Number		00D	
LAN MS-6367		Last Revision Date: Friday, September 07, 2001	
MICRO STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Sheet 27 of 50	


LAN Connector




Micro Star Restricted Secret

Title	LAN Connector	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Friday, September 07, 2001		
Sheet	28	of 50

PCI Connectors



19,30 AD[31..0] << AD[31..0]
19,30 C_BE#[3..0] << C_BE#[3..0]






19,30 AD[31..0] << AD[31..0]
19,30 C_BE#[3..0] << C_BE#[3..0]

Micro Star Restricted Secret

Title	PCI Connector 1 & 2	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date:		Thursday, September 06, 2001
Sheet	29	of 50

PCI Connectors






19,29 AD[31..0] << AD[31..0]
19,29 C_BE#[3..0] << C_BE#[3..0]





Micro Star Restricted Secret

Title	PCI Connector 3	Rev
Document Number	MS-6367	00D
Last Revision Date:		
Thursday, September 06, 2001		
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City,		
Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Sheet	30	of 50

ATA100 IDE CONNECTORS




SECONDARY IDE CONN.



Micro Star Restricted Secret

Title	ATA 100 IDE Connectors	Rev	
Document Number	MS-6367		00D
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Thursday, September 06, 2001	
Sheet		31	of 50

USB Rear Connectors




Micro Star Restricted Secret		
Title	USB Rear Connectors	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Friday, September 07, 2001		
Sheet	32	of 50

USB Front Connectors

FRONT PANEL USB HEADER


Intel Front USB Header



Micro Star Restricted Secret

Title		Rev
USB Connectors		
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-Huei City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Friday, September 07, 2001 Sheet 33 of 50

Super I/O





IR HEADER

Intel Front IR Header


Micro Star Restricted Secret

Title	Super I/O	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Friday, September 07, 2001
Sheet		34 of 50

Hardware Monitor




Chassis Intrusion Header



Micro Star Restricted Secret

Title	Hardware Monitor	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Friday, September 07, 2001
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		35 of 50



Parallel Port Header




Micro Star Restricted Secret

Title	Parallel Port Header	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date:		Thursday, September 06, 2001
Sheet	36	of 50


Serial Port/COM Headers



LAN WAKEUP HEADER



INTERNAL MODEM WAKEUP HEADER




Micro Star Restricted Secret

Title	Serial Port Header	Rev
Document Number	MS-6367	00D
Last Revision Date:		
Thursday, September 06, 2001		
Sheet		
37 of 50		

MICRO-STAR INT'L CO., LTD.
No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan
<http://www.msi.com.tw>


Game Port



Micro Star Restricted Secret

Title	Game Port Header	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date:		Friday, September 07, 2001
Sheet	38	of 50


Keyboard/Mouse Ports



Micro Star Restricted Secret

Title	Keyboard/Mouse Ports	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Thursday, September 06, 2001		
Sheet 39 of 50		

VRM 9.0




If change to 2 phase,
R517 must be stuffed.

VID4	VID3	VID2	VID1	VID0	VDC(V)						
0	0	0	0	0	1.850	0	1	1	1	1	1.475
0	0	0	0	1	1.825	1	0	0	0	0	1.450
0	0	0	1	0	1.800	1	0	0	0	1	1.425
0	0	0	1	1	1.775	1	0	0	1	0	1.400
0	0	1	0	0	1.750	1	0	0	1	1	1.375
0	0	1	0	1	1.725	1	0	1	0	0	1.350
0	0	1	1	0	1.700	1	0	1	0	1	1.325
0	0	1	1	1	1.675	1	0	1	1	0	1.300
0	1	0	0	0	1.650	1	0	1	1	1	1.275
0	1	0	0	1	1.625	1	1	0	0	0	1.250
0	1	0	1	0	1.600	1	1	0	0	1	1.225
0	1	0	1	1	1.575	1	1	0	1	0	1.200
0	1	1	0	0	1.550	1	1	0	1	1	1.175
0	1	1	0	1	1.525	1	1	1	0	0	1.150
0	1	1	1	0	1.500	1	1	1	1	1	NoCPU

Micro Star Restricted Secret

Title	VRM 9.0	Rev	00D
Document Number	MS-6367		
Last Revision Date: Thursday, September 06, 2001			
MICRO-STAR INT'L CO.,LTD.			
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan			
http://www.msi.com.tw			
Sheet	40	of	50


Vcore Setting



Micro Star Restricted Secret

Title	Vcore Setting	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Thursday, September 06, 2001		
Sheet	41	of 50


DDR Regulator




Micro Star Restricted Secret		
Title	DDR Regulator	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date:		Friday, September 07, 2001
Sheet	42	of 50

Voltage Regulators

AGP VDDQ 1.5 Voltage Regulator



VCC 1.3 Voltage Regulator




Micro Star Restricted Secret


Title	System Voltage Regulators	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St, Jung-He City,		Friday, September 07, 2001
Taipei Hsien, Taiwan		Sheet
http://www.msi.com.tw		43 of 50

Front Panel and Power Connector

MSI Standard Front Panel Header




Intel Front Panel Header





Micro Star Restricted Secret		
Title	Front Panel and ATX Power Connector	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date:		Friday, September 07, 2001
Sheet		44 of 50

PULL-UP RESISTORS

PCI BUS



MCP-1




Micro Star Restricted Secret

Title	Pull-Up Resistors	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date:		Thursday, September 06, 2001
Sheet	45	of 50

462-pin Socket Decoupling

VCORE DECOUPLING




Micro Star Restricted Secret		
Title	VRM Decoupling	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Thursday, September 06, 2001		
Sheet	46	of 50

Chipset, and BULK Power Decoupling

CRUSH12 Decoupling


CRUSH12 Core Plane Decoupling

Distribute as close as possible to CRUSH12 System Memory Quadrant




CRUSH12 VDDQ Decoupling


Place near CRUSH12 AGP interface Quadrant




AGP Decoupling



Distribute near the VCC power pin of the LPC




Bulk Power Decoupling



MCP1 Decoupling


MCP1 Core Plane Decoupling

Distribute as close as possible to MCP1 1.2V Quadrant




MCP1 VCC5 Decoupling

Distribute as close as possible to MCP1 VCC5 Quadrant




Distribute near the 5V standby Power pin of the MCP1











MCP1 3.3V Plane Decoupling:

Distribute near the 3.3V power pin of the MCP1



MCP1 3VDUAL Decoupling


Distribute near the 3.3V standby power pin of the MCP1



Micro Star Restricted Secret

Title	CRUSH12 and MCP1 Decoupling	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Friday, September 07, 2001		Sheet 47 of 50

AutoBOM Manual Parts



Micro Star Restricted Secret		
Title	AutoBOM Manual parts	Rev
Document Number	MS-6367	00D
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan		
http://www.msi.com.tw		
Last Revision Date: Friday, September 07, 2001		
Sheet 48 of 50		

Revision History I

Revision History (Changes from Rev 0A)

4	Changed signals FID0~FID3 pull up from VCC2_5 to Vcore.
5	Changed VR2 431L regulator load cap C129 from 0.01uF to 0.001uF for stability output.
6	Added PLL delay circuit for CRUSH and MCP1 internal PLL power.
7	Changed CRUSH ball out to version B01. Added LCL filter to improve SMD S2K signals INCLK noise.
8	Changed memory controller signals MCS_B#0~3 connection.
9	Changed signal LDT_RSET current reference pull down resistor from 100ohms 1% to 50ohms 1%. Changed signal DACRSET voltage reference pull down resistor from 121ohms 1% to 110ohms 1%.
11	Changed SW1 from 2X3 pin header to 1X3 pin header, signal SBA0 directly pull up to VDDQ.
12	Modified AGP reset input connected to PCIRST# directly, not through divide voltage resistors.
17	Changed system memory bank A MDQ, MDQS, MDQM termination resistors to 62 ohms.
19	Changed signal LDT_RSET current reference pull down resistor from 100ohms 1% to 50ohms 1%.
20	Changed the VBAT circuit. Changed MCP1 strap SPKR pull up to VCC5. Changed MCP1 signal TEST pull down resistor to 10K ohms.
21	Changed MCP1 VAUX_C circuit. Changed USB_VDD and USB_VREF connected to 3VDUAL. Changed MCP1 strap signal MII_TXD0 from pull up to pull down.
22	Connected flashrom pin 28 to GND for SST LPC flashrom.
36	Modified CPU fan circuit for MCP1 power on controled pin initial status.
43	Modified DDR_VREF regulator U28 pin 9 and 10 circuit, and remove R397 and R411. Changed VR4 431L regulator load cap C475 from 0.1uF to 0.001uF for stability output. Connected +12V to 9VDUAL for power on 9VDUAL source.
44	Changed VR3 431L regulator load cap C282 from 0.1uF to 0.001uF for stability output. Changed VDD 1.2V linear regulator to switching regulator.
45	Removed R333 for signal PWBTIN#. Added 7408 to powerok circuit.

Micro Star Restricted Secret

Title	Revision History I	Rev
Document Number	MS-6367	000
MICRO-STAR INT'L CO.,LTD.		Last Revision Date:
No. 69, Li-De St. Jung-Hsi City, Tainan Hsien, Taiwan http://www.msi.com.tw		Monday, September 03, 2001
Sheet	49	of 50

Revision History II

Micro Star Restricted Secret		
Title	Revision HistoryII	Rev
Document Number	MS-6367	000
MICRO-STAR INT'L CO.,LTD.		
No. 69, Li-De St. Jung-Hsi City, Tainan Hsien, Taiwan http://www.msi.com.tw		
Last Revision Date: Monday, September 03, 2001		
Sheet	50	of 50