


# Key West Block Diagram

Project code: 91.4D901.001  
 PCB P/N : 48.4D901.0SC  
 REVISION : 05209-SC



SYSTEM DC/DC MAX8734A	
INPUTS	OUTPUTS
DCBATOUT	5V_S3 3V_S3

SYSTEM DC/DC TPS5130	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D2V_S0 1D8V_S3

MAXIM CHARGER MAX1909	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 4.0A 5V 100mA

CPU DC/DC MAX1907	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844-1.3V 27A

PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4

緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size: A3 Document Number: **KeyWest** Rev: SC

Date: Thursday, June 30, 2005 Sheet 1 of 37

# ICH6-M Integrated Pull-up and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, EE_CS, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs



# ICH6-M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

# Power name description

5V\_S0= 5 Voltage power up on system work(S0 state)  
 5V\_S3= 5 Voltage suspend to RAM(S3 state)  
 5V\_S5= 5 Voltage soft off(S5 state)  
 3D3V\_S0= 3.3 Voltage power up on system work(S0 state)  
 3D3V\_S3= 3.3 Voltage suspend to RAM(S3 state)  
 3D3V\_S5= 3.3 Voltage soft off(S5 state)  
 LVDDR\_2D5V= 2.5 Voltage power up on system work(S0 state)  
 1D8V\_S3= 1.8 Voltage suspend to RAM(S3 state)  
 2D5V\_S0= 2.5 Voltage power up on system work(S0 state)

VCC\_CORE\_S0= CPU VID Voltage power up on system work(S0 state)  
 1D5V\_VCCA\_S0= 1.5 Voltage power up on system work(S0 state)  
 1D5V\_S0= 1.5 Voltage power up on system work(S0 state)  
 1D5V\_S5= 1.5 Voltage soft off(S5 state)  
 DDR\_VREF\_S3= 1.25 Voltage suspend to RAM(S3 state)  
 0D9V\_S0= 0.9 Voltage power up on system work(S0 state)  
 1D2\_VGA\_S0= 1.2 Voltage power up on system work(S0 state) for VGA  
 1D05V\_S0= 1.05 Voltage power up on system work(S0 state)  
 CORE\_GMCH\_S0= 1.05 Voltage power up on system work(S0 state) for ALVISO core power  
 VCCP\_GMCH\_S0= 1.05 Voltage power up on system work(S0 state)for ALVISO BUSIO power



Device	SMBus addr.	USB Port	Key West Define
Clock Gen.	D2	USBP[0]	USB1 Up connector
DDR Module 1	A0	USBP[1]	New card used
DDR Module 2	A4	USBP[2]	USB1 Down connector
LCD	58	USBP[3]	NC
Guardian	5E	USBP[4]	USB2 connector
Battery	16	USBP[5]	NC
EEPROM	A2	USBP[6]	NC
		USBP[7]	NC

PCIE Port	Key West Define
PE[1]	NC
PE[2]	NC
PE[3]	NC
PE[4]	New card used

# PCI RESOURCE TABLE


DEVICE	IDSEL	PCI IRQ	REQ# / GNT#
Mini-PCI	AD19	P_INTB# / P_INTD#	REQ3#/GNT3#
LAN	AD16	P_INTC#	REQ4#/GNT4#

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.


Title: ITP

Size A3 Document Number: KeyWest Rev SC

Date: Thursday, June 30, 2005 Sheet 2 of 37




4.5,7,9,11,13,15,16,17,18,19,20,23,24,25,27,29,32,34,36,37 3D3V\_S0





Dummy R123(up side),Mounting R136(down side)  
--SRC7 on

Mounting R136(up side),Dummy R123(down side)  
--CPU2\_ITP on




X5 CL=20pF±0.2pF  
Freq. Tolerance:±30ppm



Place X7 and X5 co-layout

**NEAR CLKGEN**




FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	0	200M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	Reserved

1st source: 71.75422.00W (ICS954226AGLFTGP)  
2nd source: 71.00140.00W (IDTCV140PAG-GP)

**ICS954226AG Spread Spectrum Select**

S3	S2	S1	S0	Spread Amount%
0	0	0	0	-0.8
0	0	0	1	-1.0
0	0	1	0	-1.25
0	0	1	1	-1.5
0	1	0	0	-1.75
0	1	0	1	-2.0
0	1	1	0	-2.5
0	1	1	1	-3.0
1	0	0	0	+/-0.3
1	0	0	1	+/-0.4
1	0	1	0	+/-0.5
1	0	1	1	+/-0.6
1	1	0	0	+/-0.8
1	1	0	1	+/-1.0
1	1	1	0	+/-1.25
1	1	1	1	+/-1.5



<Variant Name>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title			
<b>Clock Generator (ICS954226AG)</b>			
Size A3	Document Number	KeyWest	Rev SC
Date: Thursday, June 30, 2005	Sheet 3	of 37	

6 H\_A#[31..3]

VCCP\_GMCH\_S0  
2,5,6,7,9,10,15,17,19,32,37 VCCP\_GMCH\_S0

1st source:62.10055.011  
2nd source:62.10053.061  
3rd source:62.10053.111





Layout Note:  
VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:  
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.

<b>Wistron Corporation</b> 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: CPU (2 of 2)	
Size: A3	Document Number: KeyWest
Date: Thursday, June 30, 2005	Sheet: 5 of 37






# SUPPORT DDRII 400




71.0GMCH.0JU

71.0GMCH.0JU

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>GMCH (3 of 5)</b>	
Title	
Size A3	Document Number
<b>KeyWest</b>	
Date: Thursday, June 30, 2005	Sheet 8 of 37
Rev <b>SC</b>	





For TVDAC capacitors  
 Stuff SCD1U10V2MX-1 for TV-OUT enable  
 Stuff 0R2-0 for TV-OUT disable

Note: All VCCSM pins shorted internally

Note: All VCCSM pins shorted internally

POWER	
VCC0	T28
VCCA_TVDAC0	R28
VCC1	N28
VCCA_TVDAC1	M28
VCC2	K28
VCCA_TVDAC2	J28
VCC3	H28
VCCA_TVDAC3	G28
VCC4	F28
VCCA_TVDAC4	E28
VCC5	D28
VCCA_TVDAC5	C28
VCC6	B28
VCCA_TVBB	A28
VCC7	V28
VCCA_TVBBG	Y28
VCC8	X28
VCCA_TVBBG	W28
VCC9	V28
VCCA_TVBBG	U28
VCC10	T28
VCCA_TVBBG	S28
VCC11	R28
VCCA_TVBBG	Q28
VCC12	P28
VCCA_TVBBG	O28
VCC13	N28
VCCA_TVBBG	M28
VCC14	K28
VCCA_TVBBG	J28
VCC15	H28
VCCA_TVBBG	I28
VCC16	G28
VCCA_TVBBG	H28
VCC17	F28
VCCA_TVBBG	G28
VCC18	E28
VCCA_TVBBG	F28
VCC19	D28
VCCA_TVBBG	E28
VCC20	C28
VCCA_TVBBG	D28
VCC21	B28
VCCA_TVBBG	C28
VCC22	A28
VCCA_TVBBG	B28
VCC23	V28
VCCA_TVBBG	A28
VCC24	Y28
VCCA_TVBBG	V28
VCC25	X28
VCCA_TVBBG	Y28
VCC26	W28
VCCA_TVBBG	X28
VCC27	V28
VCCA_TVBBG	W28
VCC28	U28
VCCA_TVBBG	V28
VCC29	T28
VCCA_TVBBG	U28
VCC30	R28
VCCA_TVBBG	T28
VCC31	Q28
VCCA_TVBBG	Q28
VCC32	P28
VCCA_TVBBG	P28
VCC33	O28
VCCA_TVBBG	O28
VCC34	N28
VCCA_TVBBG	N28
VCC35	K28
VCCA_TVBBG	K28
VCC36	J28
VCCA_TVBBG	J28
VCC37	H28
VCCA_TVBBG	H28
VCC38	G28
VCCA_TVBBG	G28
VCC39	F28
VCCA_TVBBG	F28
VCC40	E28
VCCA_TVBBG	E28
VCC41	D28
VCCA_TVBBG	D28
VCC42	C28
VCCA_TVBBG	C28
VCC43	B28
VCCA_TVBBG	B28
VCC44	A28
VCCA_TVBBG	A28
VCC45	V28
VCCA_TVBBG	V28
VCC46	Y28
VCCA_TVBBG	Y28
VCC47	X28
VCCA_TVBBG	X28
VCC48	W28
VCCA_TVBBG	W28
VCC49	V28
VCCA_TVBBG	V28
VCC50	U28
VCCA_TVBBG	U28
VCC51	T28
VCCA_TVBBG	T28
VCC52	R28
VCCA_TVBBG	R28
VCC53	Q28
VCCA_TVBBG	Q28
VCC54	P28
VCCA_TVBBG	P28
VCC55	O28
VCCA_TVBBG	O28
VCC56	N28
VCCA_TVBBG	N28
VCC57	K28
VCCA_TVBBG	K28
VCC58	J28
VCCA_TVBBG	J28
VCC59	H28
VCCA_TVBBG	H28
VCC60	G28
VCCA_TVBBG	G28
VCC61	F28
VCCA_TVBBG	F28
VCC62	E28
VCCA_TVBBG	E28
VCC63	D28
VCCA_TVBBG	D28
VCC64	C28
VCCA_TVBBG	C28
VCC65	B28
VCCA_TVBBG	B28
VCC66	A28
VCCA_TVBBG	A28
VCC67	V28
VCCA_TVBBG	V28
VCC68	Y28
VCCA_TVBBG	Y28
VCC69	X28
VCCA_TVBBG	X28
VCC70	W28
VCCA_TVBBG	W28
VCC71	V28
VCCA_TVBBG	V28
VCC72	U28
VCCA_TVBBG	U28
VCC73	T28
VCCA_TVBBG	T28
VCC74	R28
VCCA_TVBBG	R28
VCC75	Q28
VCCA_TVBBG	Q28
VCC76	P28
VCCA_TVBBG	P28
VCC77	O28
VCCA_TVBBG	O28
VCC78	N28
VCCA_TVBBG	N28
VCC79	K28
VCCA_TVBBG	K28
VCC80	J28
VCCA_TVBBG	J28
VCC81	H28
VCCA_TVBBG	H28
VCC82	G28
VCCA_TVBBG	G28
VCC83	F28
VCCA_TVBBG	F28
VCC84	E28
VCCA_TVBBG	E28
VCC85	D28
VCCA_TVBBG	D28
VCC86	C28
VCCA_TVBBG	C28
VCC87	B28
VCCA_TVBBG	B28
VCC88	A28
VCCA_TVBBG	A28
VCC89	V28
VCCA_TVBBG	V28
VCC90	Y28
VCCA_TVBBG	Y28
VCC91	X28
VCCA_TVBBG	X28
VCC92	W28
VCCA_TVBBG	W28
VCC93	V28
VCCA_TVBBG	V28
VCC94	U28
VCCA_TVBBG	U28
VCC95	T28
VCCA_TVBBG	T28
VCC96	R28
VCCA_TVBBG	R28
VCC97	Q28
VCCA_TVBBG	Q28
VCC98	P28
VCCA_TVBBG	P28
VCC99	O28
VCCA_TVBBG	O28
VCC100	N28
VCCA_TVBBG	N28
VCC101	K28
VCCA_TVBBG	K28
VCC102	J28
VCCA_TVBBG	J28
VCC103	H28
VCCA_TVBBG	H28
VCC104	G28
VCCA_TVBBG	G28
VCC105	F28
VCCA_TVBBG	F28
VCC106	E28
VCCA_TVBBG	E28
VCC107	D28
VCCA_TVBBG	D28
VCC108	C28
VCCA_TVBBG	C28
VCC109	B28
VCCA_TVBBG	B28
VCC110	A28
VCCA_TVBBG	A28
VCC111	V28
VCCA_TVBBG	V28
VCC112	Y28
VCCA_TVBBG	Y28
VCC113	X28
VCCA_TVBBG	X28
VCC114	W28
VCCA_TVBBG	W28
VCC115	V28
VCCA_TVBBG	V28
VCC116	U28
VCCA_TVBBG	U28
VCC117	T28
VCCA_TVBBG	T28
VCC118	R28
VCCA_TVBBG	R28
VCC119	Q28
VCCA_TVBBG	Q28
VCC120	P28
VCCA_TVBBG	P28
VCC121	O28
VCCA_TVBBG	O28
VCC122	N28
VCCA_TVBBG	N28
VCC123	K28
VCCA_TVBBG	K28
VCC124	J28
VCCA_TVBBG	J28
VCC125	H28
VCCA_TVBBG	H28
VCC126	G28
VCCA_TVBBG	G28
VCC127	F28
VCCA_TVBBG	F28
VCC128	E28
VCCA_TVBBG	E28
VCC129	D28
VCCA_TVBBG	D28
VCC130	C28
VCCA_TVBBG	C28
VCC131	B28
VCCA_TVBBG	B28
VCC132	A28
VCCA_TVBBG	A28
VCC133	V28
VCCA_TVBBG	V28
VCC134	Y28
VCCA_TVBBG	Y28
VCC135	X28
VCCA_TVBBG	X28
VCC136	W28
VCCA_TVBBG	W28
VCC137	V28
VCCA_TVBBG	V28
VCC138	U28
VCCA_TVBBG	U28
VCC139	T28
VCCA_TVBBG	T28
VCC140	R28
VCCA_TVBBG	R28
VCC141	Q28
VCCA_TVBBG	Q28
VCC142	P28
VCCA_TVBBG	P28
VCC143	O28
VCCA_TVBBG	O28
VCC144	N28
VCCA_TVBBG	N28
VCC145	K28
VCCA_TVBBG	K28
VCC146	J28
VCCA_TVBBG	J28
VCC147	H28
VCCA_TVBBG	H28
VCC148	G28
VCCA_TVBBG	G28
VCC149	F28
VCCA_TVBBG	F28
VCC150	E28
VCCA_TVBBG	E28
VCC151	D28
VCCA_TVBBG	D28
VCC152	C28
VCCA_TVBBG	C28
VCC153	B28
VCCA_TVBBG	B28
VCC154	A28
VCCA_TVBBG	A28
VCC155	V28
VCCA_TVBBG	V28
VCC156	Y28
VCCA_TVBBG	Y28
VCC157	X28
VCCA_TVBBG	X28
VCC158	W28
VCCA_TVBBG	W28
VCC159	V28
VCCA_TVBBG	V28
VCC160	U28
VCCA_TVBBG	U28
VCC161	T28
VCCA_TVBBG	T28
VCC162	R28
VCCA_TVBBG	R28
VCC163	Q28
VCCA_TVBBG	Q28
VCC164	P28
VCCA_TVBBG	P28
VCC165	O28
VCCA_TVBBG	O28
VCC166	N28
VCCA_TVBBG	N28
VCC167	K28
VCCA_TVBBG	K28
VCC168	J28
VCCA_TVBBG	J28
VCC169	H28
VCCA_TVBBG	H28
VCC170	G28
VCCA_TVBBG	G28
VCC171	F28
VCCA_TVBBG	F28
VCC172	E28
VCCA_TVBBG	E28
VCC173	D28
VCCA_TVBBG	D28
VCC174	C28
VCCA_TVBBG	C28
VCC175	B28
VCCA_TVBBG	B28
VCC176	A28
VCCA_TVBBG	A28
VCC177	V28
VCCA_TVBBG	V28
VCC178	Y28
VCCA_TVBBG	Y28
VCC179	X28
VCCA_TVBBG	X28
VCC180	W28
VCCA_TVBBG	W28
VCC181	V28
VCCA_TVBBG	V28
VCC182	U28
VCCA_TVBBG	U28
VCC183	T28
VCCA_TVBBG	T28
VCC184	R28
VCCA_TVBBG	R28
VCC185	Q28
VCCA_TVBBG	Q28
VCC186	P28
VCCA_TVBBG	P28
VCC187	O28
VCCA_TVBBG	O28
VCC188	N28
VCCA_TVBBG	N28
VCC189	K28
VCCA_TVBBG	K28
VCC190	J28
VCCA_TVBBG	J28
VCC191	H28
VCCA_TVBBG	H28
VCC192	G28
VCCA_TVBBG	G28
VCC193	F28
VCCA_TVBBG	F28
VCC194	E28
VCCA_TVBBG	E28
VCC195	D28
VCCA_TVBBG	D28
VCC196	C28
VCCA_TVBBG	C28
VCC197	B28
VCCA_TVBBG	B28
VCC198	A28
VCCA_TVBBG	A28
VCC199	V28
VCCA_TVBBG	V28
VCC200	Y28
VCCA_TVBBG	Y28



Supply	Signal Group	Icc-max
1D8V_s3	VCCSM	?
1D5V_DDRDLL_S0	VCCA_SM	0.1A
1D5V_PCIE_S0 /1D5V_3GPLL_S0	VCC3G/VCCA_3GPLL	1A
2D5V_3GBG_S0	VCCA_3GBG	0.01A
1D5V_DLVD_S0	VCCD_LVDS	0.05A
2D5V_ALVD_S0	VCCA_LVDS	0.02A
2D5V_TXLVD_S0	VCCTX_LVDS	0.05A
VCCP_GMCH_S0	VTT	0.81A
CORE_GMCH_S0	VCC	3.9A
2D5V_CRTDAC_S0	VCCA_CRTDAC	68mA
3D3V_TVDC /3D3V_ATVBBG_S0	VCCA_TVDC /VCCA_TVBBG	120mA
1D5V_TVDC_S0	VCCD_TVDC	24mA
2D5V_TVDC_S0	VCCHV	0.01A

Layout Notes: VSSA\_CRTDAC  
 Route caps within 250mil  
 of Alviso. Route FB  
 within 3" of Alviso.





**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

---

Title: **GMCH (4 of 5)**  
 Size: A3  
 Document Number: **KeyWest**  
 Date: Thursday, June 30, 2005  
 Sheet: 9 of 37  
 Rev: **SC**



**FOR DDR2**



# SUPPORT DDRII 400

**NORMAL TYPE**

**High 9.2mm**

**NORMAL TYPE**

**Low5.2 mm**

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

---


File: **DDR Socket**

Size	Document Number	Rev
Custom	KeyWest	SC


Date: Thursday, June 30, 2005      Sheet 11 of 37

1D8V\_S3

PLACE CAPS BETWEEN AND NEAR DDR SKTS  
PLACE EACH 0.1UF CAP CLOSE TO POWER  
PIN



Address / CommandControl



0D9V\_S0

35,36 0D9V\_S0



1D8V\_S3


7,9,10,11,16,34,35,36,37 1D8V\_S3

緯創資通 **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title <b>DDR Serial/Terminator Resistor</b>		
Size A3	Document Number <b>KeyWest</b>	Rev <b>SC</b>
Date: Thursday, June 30, 2005	Sheet 12 of	37








	R717	R388	R370
Dothan A	DUMMY	56R	0R
Dothan B	0R	0R	DUMMY



PCIe AC coupling caps need to be within 250 mils of the driver.

Layout Note: PCIe AC coupling caps need to be within 250 mils of the driver.



Place within 500 mils of ICH

Place within 500 mils of ICH

**ICH6-M Strapping Options**

REF	FUNCTION	DEFAULT	OPTIONAL OVERRIDE
R7F9	No Reboot	NO_STUFF	STUFF
R7F8	A16 Swap Override	NO_STUFF	STUFF
R7F7	Boot BIOS	NO_STUFF	STUFF

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**ICH6-M (2 of 4)**

KeyWest

Date: Thursday, June 30, 2005 Sheet 16 of 37



Layout Note:  
Place above caps within  
100 mils of ICH near F27, P27, AB27

Layout Note:  
IDE decoupling

Layout Note:  
PCI decoupling

Place within 100  
mils of ICH  
near pin AG5

Place within 100  
mils of ICH  
near pin AG9

Place within 100  
mils of ICH  
near E26, E27

Place within 100  
mils of ICH  
pin AB1

Place within 100  
mils of ICH  
pin AG10

Intel dummy  
Place within 100  
mils of ICH  
pin A13

Place within 100  
mils of ICH  
pin V7

Layout Note:  
Place near pin AA19

Place within 100  
mils of ICH pin  
AG13, AG16

Layout Note:  
Distribute in PCI section  
near pin A2-A6 near D1-H1

Layout Note:  
Place near U35

Place both  
within 100 mils  
of ICH near D27

Place within 100  
mils of ICH  
near AB18

Place within 100  
mils of ICH


Place within 100  
mils of ICH

Place within 100  
mils of ICH  
pin G10


Layout Note:  
Place near AB3

Layout Note:  
Place near AG23

Place within 100  
mils of ICH  
pin A17




\*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail








Supply	Signal Group	Icc-max
V5REF_S0	V5REF	0.001A
V5REF_S3	V5REF_SUS	0.01A
3D3V_S0	VCC3_3	0.19A
3D3V_S3	VCCSUS3_3 / VCCLAN3_3	0.39A
2D5V_S0	VCC2_5	0.01A
1D5V_S0	VCC1_5	2.95A
1D5V_S3	VCCSUS1_5 / VCCLAN1_5	0.27A
VCCP_GMCH_S0	V_CPU_IO	0.014A
RTC_AUX_S5	VCCRTC	5uA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



71.0ICH6.A0U

**SMBUS (ICH6 ---> SODIMM, CLKGEN)**



**U36D**

E27	VSS	F4
Y6	VSS	F22
Y27	VSS	F19
Y26	VSS	F17
Y23	VSS	E25
W7	VSS	E19
W25	VSS	E18
W24	VSS	E15
W23	VSS	E14
W1	VSS	D7
V4	VSS	D22
V27	VSS	D20
V26	VSS	D18
V23	VSS	D14
U25	VSS	D13
U24	VSS	D10
U23	VSS	D1
U15	VSS	C4
U13	VSS	C22
T7	VSS	C20
T27	VSS	C18
T26	VSS	C14
T23	VSS	B25
T16	VSS	B23
T15	VSS	B21
T14	VSS	B19
T13	VSS	B15
T12	VSS	B13
T1	VSS	B3
R4	VSS	AG7
AG3	VSS	AG3
AG22	VSS	AG22
AG20	VSS	AG20
AG17	VSS	AG17
AG14	VSS	AG14
AG12	VSS	AG12
AG1	VSS	AG1
AF7	VSS	AF7
AF3	VSS	AF3
AF26	VSS	AF26
AF12	VSS	AF12
AF10	VSS	AF10
AF1	VSS	AF1
AE7	VSS	AE7
AE6	VSS	AE6
AE25	VSS	AE25
AE21	VSS	AE21
AE2	VSS	AE2
AE12	VSS	AE12
AE11	VSS	AE11
AE10	VSS	AE10
AD6	VSS	AD6
AD24	VSS	AD24
AD2	VSS	AD2
AD18	VSS	AD18
AD15	VSS	AD15
AD10	VSS	AD10
AD1	VSS	AD1
AC6	VSS	AC6
AC3	VSS	AC3
AC26	VSS	AC26
AC24	VSS	AC24
AC23	VSS	AC23
AC22	VSS	AC22
AC12	VSS	AC12
AC10	VSS	AC10
AB9	VSS	AB9
AB7	VSS	AB7
AB2	VSS	AB2
AB19	VSS	AB19
AB10	VSS	AB10
AB1	VSS	AB1
AA4	VSS	AA4
AA16	VSS	AA16
AA13	VSS	AA13
AA11	VSS	AA11
A9	VSS	A9
A7	VSS	A7
A4	VSS	A4
A26	VSS	A26
A23	VSS	A23
A21	VSS	A21
A18	VSS	A18
A15	VSS	A15
A12	VSS	A12
A1	VSS	A1

**VSS**





71.0ICH6.A0U

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH6-M (4 of 4)**

Size: A3 Document Number: **KeyWest** Rev: **SC**

Date: Thursday, June 30, 2005 Sheet 18 of 37



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **MC6N300, Fan Control**

Size: A3 Document Number: KeyWest Rev: SC


Date: Thursday, June 30, 2005 Sheet 19 of 37



# Broadcom LAN BCM4401



## LAN EEPROM



Note: The BCM4401L has weak internal pulldown resistors on the follow signals:  
SPROM\_CS, SPROM\_CLK, SPROM\_DOUT, SPROM\_DIN


BCM4401 requires 16-Bit R/W data width  
Atmal: AT93C46-10SI "72.93C46.R01" (Main source)  
ST : M93C46-W "72.93C46.N01", (2nd source)  
if use 2nd source R297 need to install

EXT\_POR\_L is an active low signal used to place the BCM4401 into IDDQ mode, <5 mA current consumption

Change LAN solution

# LAN/MODEM CONN

21.36.37 3D3V\_LAN\_S5



1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.


The symbol use 2nd source  
1st source: 68.0H90P.30A  
2nd source: 68.HBB14.301

W/O LED  
1st source : 22.10177.691  
2nd source : 22.10177.661  
With LED  
1st source : 22.10177.771

The blowout from the LAN magnetics to the RJ45 connector maintaining the distance between the two to be within 1 inch.

Hipot layout guide line update space > 50mil

Rj11 layout guide line update > 100mil



10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6


Change LAN solution

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>LAN Connector</b>	
Size A3	Document Number
Date: Thursday, June 30, 2005	Sheet 22 of 37

SC

+5VA


3,4,5,7,9,11,13,15,16,17,18,19,20,24,25,27,29,32,34,36,37 3D3V\_S0  
5V\_S0




Place C582 close to the codec input (U71 pin 10, 12)

Change to Azalia solution

<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>AUDIO CODEC STAC9752AT</b>	
Size A3	Document Number
<b>KeyWest</b>	
Date: Thursday, June 30, 2005	Sheet 23 of 37




### MIC IN



Place on bottom side

### LINE OUT



Place on bottom side

### Speaker



GAIN0	GAIN1	AV
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Change to Azalia solution




# MINI-PCI




<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>MINI-PCI</b>	
Size: A3	Document Number: <b>KeyWest</b>
Date: Thursday, June 30, 2005	Sheet 25 of 37
Rev: <b>SC</b>	


## USB POWER




## USB PORT




## MDC Connector



<p>緯創資通 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
Title	<b>USB / MDC CONN.</b>	
Size A3	Document Number	Rev <b>SC</b>
Date: Thursday, June 30, 2005	Sheet 26	of 37




BID3	BID2	BID1	BID0	Board Rev.
00000	11000	01100	110100	1.0
00000	11000	01100	110100	1.1
00000	11000	01100	110100	1.2
00000	11000	01100	110100	1.3
00000	11000	01100	110100	1.4
00000	11000	01100	110100	1.5
00000	11000	01100	110100	1.6
00000	11000	01100	110100	1.7
00000	11000	01100	110100	1.8
00000	11000	01100	110100	1.9
00000	11000	01100	110100	1.10


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.



Title: **KBC H8S/2160B**  
 Size: A3 Document Number: **KeyWest** Rev: **SC**  
 Date: Thursday, June 30, 2005 Sheet 27 of 37

# INTERNAL KEYBOARD CONNECTOR




1st source : 20.F0694.025  
2nd source : 20.F0642.025



# POWER BUTTON



# Cover Switch



# TouchPad Connector



<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **KB / TPAD / LID SW / PWR BTN**

Size: A3	Document Number: <b>KeyWest</b>	Rev: <b>SC</b>
----------	---------------------------------	----------------

Date: Thursday, June 30, 2005 Sheet 28 of 37


### 512KB Flash

Unused FGPI pins must not be float




# Adaptor in to generate DCBATOUT


## ADAPTER IN



SB




## BATTERY CONNECTOR





SB

SB

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>Adaptor/ Battery conn.</b>	
Size: A3	Document Number: <b>KeyWest</b>
Date: Thursday, June 30, 2005	Sheet 30 of 37
Rev: <b>SC</b>	






AC\_IN Threshold 2.089V Max.  
AC\_IN > 2.089V --> AC DETECT




4CELL# is "H"  
then BATT is 3 serial.

CHG current	CHG_ON#	CHG_I_SEL
0A	H	L
1.5A	L	H
3.0A	L	L

V\_REF : 4.2235V (<500uA)  
ISOURCE\_MAX = (0.075/RX) \* (VCL/S/VREF) = 2.78A




# CPU\_CORE-MAX1907




OCP=30A, Vally current = 27.5A,  
Vilim=550mV(55mVp-p\*10)

Deeper Sleep Voltage : 0.748V  
, S0=L, S1=H, S2=Open,

Boot-up Voltage : 1.2V  
, B0=L, B1=L, B2=Open



VID						Vcore
VID5	VID4	VID3	VID2	VID1	VID0	v
0	1	0	1	1	1	1.340
0	1	1	0	0	0	1.324
0	1	1	0	1	0	1.292
0	1	1	1	0	0	1.260
0	1	1	1	0	1	1.244
0	1	1	1	1	1	1.212
1	0	0	0	0	1	1.180
1	0	0	0	1	1	1.148
1	0	0	1	1	0	1.100
1	0	1	0	0	1	1.052
1	0	1	0	1	1	1.020
1	0	1	1	1	0	0.972
1	1	0	0	0	0	0.940



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsein 221, Taiwan, R.O.C.

Title: **IMVP IV-CPU POWER-MAX1907**


Size: A3 Document Number: **KeyWest** Rev: **SC**

Date: Thursday, June 30, 2005 Sheet: 32 of 37



# SYSTEM DC/DC 3D3V\_S3 / 5V\_S3

- 16,17,18,19,20,25,26,37 3D3V\_S3
- 4,13,16,19,27,28,29,30,31,32,34,35,36 3D3V\_S5
- 13,17,19,23,24,26,34,35,36,37 5V\_S3
- 13,32,34,36 5V\_S5
- 13,31,34,35,36,37 DCBATOUT



**3V = 4Arms,  
OCP > 6A**

**5V = 5Arms,  
OCP > 6.8A**

**Kemet / 6.3V/150uF  
40mOhm / 1.8A**

**Kemet / 6.3V/150uF  
40mOhm / 1.8A**

**These components should be  
located near by MAX1999**

**These components should be  
located near by MAX1977**

$ILIM5: 5V * 200K / (200K+300K) = 2.0V$ $200mV / 24 = 8.3A$ $OCP \text{ point} = 8.3A + 1/2 I_{ripple}$
$ILIM3: 5V * 200K / (200K+300K) = 2.0V$ $200mV / 24 = 8.3A$ $OCP \text{ point} = 8.3A + 1/2 I_{ripple}$ $OCP \text{ point} = 20A + 1/2 I_{ripple}$


















**SKIP# > 2.4V : PWM mode**  
**SKIP# = GND(,0.8V) : SKIP MODE**  
**SKIP# = REF (1.7V-2.3V)/Float/ING**  
**Ultrasonic MODE(25KHz min)**

$ILIM^* = V_{cc} / 100mV$   
 $ILIM^* = V_{ref} / 200mV$   
**OCP = 0.1Vth/Rds(on) + 0.5Iripple**

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.	
File	<b>DC/DC 3V S3/5V S3</b>
Size	Document Number
A3	
Date: Thursday, June 30, 2005	Sheet 33 of 37 <b>KeyWest</b> SC

# TI TPS5130 for 1.5V, 1.8V, 1.05V.

(1D5V=>CH1 , 1D8V=>CH2 , 1D05V =>CH3)



**TPS5130**

HW Thermal Throttling

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC/DC 1D8V/1D5V/1D05V**


Size: A3 Document Number: **KeyWest** Rev: **SC**

Date: Thursday, June 30, 2005 Sheet 34 of 37


# TI TPS5130 for 1.5V, 1.8V, 1.05V

(1D5V=>CH1 , 1D8V=>CH2 , 1D05V =>CH3)

- 13,31,33,34,36,37 DCBATOUT
- 13,32,33,34,36 5V\_S5
- 10,34,36,37 1D05V\_S0
- 7,9,10,11,12,16,34,36,37 1D8V\_S3
- 13,14,17,18,19,20,24,25,27,28,32,36,37 5V\_S0
- 12,36 0D9V\_S0
- 17,34,36 1D5V\_S3




## For DDR REF S3 Power




DDR\_VREF\_S3 need 10 mil and must neat NB and DIMM  
VREFOUT = 0.9V

## Power budget: 0.9V/2.2Apeak (For DDR2\_VTT)











## L3# circuit



<b>Wistron Corporation</b> 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>39.DC/DC 1D8V/1D5V/1D05V-2</b>	
Size: A3	Document Number: <b>KeyWest</b>
Date: Thursday, June 30, 2005	Sheet: 35 of 37

# Run Power



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PWRPLANE&PWRLOGIC**

Size: A3 Document Number: **KeyWest** Rev: **SC**

Date: Thursday, June 30, 2005 Sheet: 36 of 37

