

UM7B DISCRETE SYSTEM DIAGRAM

+3V/+5V
(RT8206BGQW) PG.42

+1.05V
1.05V_PCH(RT8209A) PG.48

CPU Core
(ADP3212) PG.45

VGA Core/+1.1V
VGA_ATI park(RT8208A) PG.49

+1.5V/+0.75V
1.5_DDR/0.75(RT8207A) PG.43

+1.05VTTT/+1.8V
1.05V_VTT(RT8204B) PG.44

Charger
Charger (ISL88731) PG.41

14.318MHz
CLOCK GEN
PG.3

SODIMM1
Max. 4GB
PG.13

SODIMM2
Max. 4GB
PG.14

INTEL Arrandale
37.5mm X 37.5mm
989pin PGA
TDP 35W
PG.4-7

ATI PARK-S3
23mm X 23mm
TDP 8W
PG.15-19

THERMAL
PG.16

HDMI
PG.28

CRT
PG.23

LVDS
PG.22

VRAM
64Mx16x8,64bit
PG.20,21

FAN & THERMAL
GMT G990/
EMC1422-1-AIZL-TR PG.37

INTEL PCH Ibex Peak-m
27mm X 25mm
1071pin FCBGA
TDP 5W
PG.8-12

HDD
PG.35

PCI-E x 1

LAN
Atheros/AR8152
10/100 PG.38

WLAN
PG.32

USB 2.0
PORT4

USB2.0 Ports X2
PG.24, 33

Webcam
PG.22

SATA4

USB+eSATA
Combo port
PG.33

USB 2.0
PORT0

Card Reader
RTS5138 PG.25

BT
BT365 PG.32

Stackup

TOP
GND
IN1
IN2
VCC
BOT

KBC
ITE 8502 PG.29

KB
PG.34

TP
PG.34

1M ROM
PG.30

LPC


4M ROM
PG.30

AUDIO CODEC
ALC269-VB2-GR PG.26

Speaker
PG.26

HP/MIC
PG.27

Analog MIC
PG.26

 **Quanta Computer Inc.**
PROJECT : UM7 DIS

Size Document Number Rev 3A
BLOCK DIAGRAM


Date: Wednesday, February 03, 2010 Sheet 1 of 52


Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3	Clock Generator
4-7	PROCESSER Arrandale
8-12	PCH
13-14	DDRIII SO-DIMM(204P)
15-21	ATI park
22	LCD CONN W/CCD
23	CRT CONN
24	Right side USB
25	Cardreader (RTS5138)
26	Azalia (ALC269)
27	Audio Connector
28	HDMI CONN
29	SIO(ITE8502)
30	FLASH / RTC
31	Blank Page
32	MINI-Card (WLAN)+BT
33	ESATA & Left USB
34	TP / KEYBOARD
35	SATA HDD
36	SWITCH LED
37	FAN / THERMAL
38	LAN(AR8152/RJ-45)
39	Blank Page
40	System Reset Circuit
41	Charger (MAX8731)
42	3V/5V (RT8206BGQW)
43	1.5_DDR/0.75(RT8207A)
44	1.05V_VTT(RT8204B)
45	CPU CORE(ADP3212)
46	Run Power Switch
47	DCin & Batt
48	1.05V_PCH(RT8209A)
49	GFX_VCORE (ADP3211)
50	Power Block Diagram
51	Power sequence Block






Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	23,42,43,44,45,46,49,50	MAIN POWER		S0-S5
+RTC_CELL	+3.0V~+3.3V	09,12,30,31	RTC		S0-S5
					S0-S5
+5V_ALW	+5V	37,43,44,47,48	LARGE POWER	ALW_ON	S0-S5
+3.3V_ALW	+3.3V	30,31,37,42,43,45,47,48	8051 POWER	3.3V_ALW_ON	S0-S5
+5V_SUS	+5V	12,25,34,37,43,44,45,46,47,49,50	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	03,08,09,10,11,12,23,35,37,39,41,46,47,50	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.5V	04,06,14,15,44,47	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.75V	14,15,44	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	08,12,23,24,27,28,29,35,36,37,38,47	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,4,8,9,10,11,12,14,15,23,24,26,27,28,29,30,31,33,34,36,37,38,39,41,47	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	6,12,45	SDVO POWER	RUN_ON	
+1.05V_VTT	+1.1V	4,6,11,12,45,46	CPU POWER	RUN_ON	
+1.5V_RUN	+1.5V	12,33,47	PCH/Min Card	RUN_ON	
+1.05V_PCH	+1.05V	3,8,9,10,12,49	PCH POWER	RUN_ON	
+VCC_CORE	+0.7V~+1.77V	6,46	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	23	LCD Power	LCDVCC_TST_EN & ENVDD	






GND PLANE	PAGE	DESCRIPTION
 GND	ALL	



AL003197000IC OTHER (32P) ICS9LRS3197AKLFT (QFN)
 AL8SP585000IC OTHER (32P) SLG8SP585VTR (QFN)
 AL8SP590000IC OTHER (32P) SLG8SP590VTR (QFN)



PIN 30	CPU_0	CPU_1
0 (default)	133MHz	133MHz
1 (0.7V-1.5V)	100MHz	100MHz




Quanta Computer Inc.

PROJECT : UM7 DIS

Size	Document Number	Rev
	PROCESSOR 1/4(HOST&PEX)	3A


Date: Wednesday, February 03, 2010 Sheet 4 of 52



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.






HFM_VID : Max 1.4V
LFM_VID : Min 0.65V




Arrandale PROCESSOR (GND)

Arrandale PROCESSOR(RESERVED, CFG)




Customers do not need to implement the pull-down resistors.
This is for internal validation purpose only.




Customers do not need to implement the pull-down resistors.
This is for internal validation purpose only.

VSS (AP34) can be left NC is CRB implementation: EDS/DG recommendation to GND

The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed




Quanta Computer Inc.
PROJECT : UM7 DIS


Size	Document Number	Rev
PROCESSOR 4/4 (GND)		3A
Date:	Wednesday, February 03, 2010	Sheet 7 of 52

INTVRMEN - Integrated SUS 1.1V VRM Enable
High - Enable Internal VRs

IBEX PEAK-M (HDA,JTAG,SATA)



UMA CRT, LVDS&HDMI signals IBEX PEAK-M (LVDS,DDI)



iTPM ENABLE/DISABLE

+3.3V_RUN R406 1K_NC SPI_SI

TPM Function	
Enable	Mount
Disable	NC (Default)

For AUDIO

- [26,29] ACZ_RST#_AUDIO R455 33 ACZ_RST#
- [26] ACZ_SDOUT_AUDIO R450 33 ACZ_SDOUT
- [26] ACZ_SYNC_AUDIO R452 33 ACZ_SYNC
- [26] ACZ_BITCLK_AUDIO R205 33 ACZ_BITCLK

+3.3V_RUN R397 1K_NC ACZ_SPKR

No Reboot strap.

SPKR	Low = Default, High = No Reboot
------	---------------------------------

RTC 1mA

+RTC_CELL

- R433 20K F C297 1U/6.3V RTC_RST#
- R439 20K F C311 1U/6.3V SRRTC_RST#
- R434 1M SM_INTRUDER#

R384 51 PCH_JTAG_TCK_BUF




Note: Only pop when PCH is production stage & need "JTAG boundary Scan". Remember to depop XDP side Res.

+3.3V_SUS Res. of TDI near PCH


- R130, R131, R113, R111: *200_NC
- R123, R126, R382, R100: *100_NC

NC all Res. when PCH is production stage. Res. of TDO PCH is ES1 stage: NC PCH ES2 stage: pop

IBEX PEAK-M (GND)



IBEX PEAK-M (PCI-E, SMBUS, CLK)




25M
DIS different UMA


Quanta Computer Inc.
PROJECT : UM7 DIS

Size	Document Number	Rev
	PCH 2/5 (PCI-E, SMBUS, CK)	3A
Date:	Wednesday, February 03, 2010	Sheet 9 of 52


IBEX PEAK-M (PCI,USB,NVRAM)



IBEX PEAK-M (DMI,FDI,GPIO)






checklist 1.6
CLKOUT_PCI[0..4]:
47 Ω to 30 Ω
(depends on number of loads)



Boot BIOS Strap

PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI




Quanta Computer Inc.
PROJECT : UM7 DIS


Size	Document Number	Rev
	PCH 3/5 (PCI,ONFI,USB,DMI)	3A
Date:	Wednesday, February 03, 2010	Sheet 10 of 52

IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)


IBEX PEAK-M (GND)



L32 UMA
EMI FILTER HCB1608KF-181T15 (180, 1.5A)
CX000181016
L32 DIS-SHORT









SO-DIMMA SPD Address is 0XA0
SO-DIMMA TS Address is 0X30



PC2100 DDR3 SDRAM SO-DIMM (204P)


PC2100 DDR3 SDRAM SO-DIMM (204P)







SO-DIMM SPD Address is 0XA4
SO-DIMM TS Address is 0X34

Place these Caps near So-Dimm1.
Some Projects replace 10UF 0805 by 4.7UF 0603
It can cost down 30%





H9.2



POWER
+PCIE_VDDR=1.2V
+VDD_MEM1.8V=1.8V
+VGA_CORE=0.9-1.2V

POWER
for Park-S3
DPx_VDD10=1.0V





[4,10,29,32,38] PLTRST#
100MHz (+/-300ppm) input frequency,
0-0.7V single-ended swing

MEM_ID[3:0]	Vendor	Type	Vendor P/N	Quanta P/N
0000	Hynix G1on-dle	641E-800MHZ	H5V1616BFC-12C	ANDS2G2N00
0001	Samsung E-dle	641E-800MHZ	K4V4G163RC-12	ANDS2G2N00
0010	Samsung S-dle	128-16-800MHZ	K4V4G163RC-12	AKD5RSG15V1
0011	Reserved			
0100	Reserved			
0101	Reserved			
0110	Reserved			
0111	Reserved			
1000	Reserved			
1001	Reserved			
1010	Reserved			
1011	Reserved			
1100	Reserved			
1101	Reserved			
1110	Reserved			
1111	Reserved			


Memory Aperture size

GPIO9	GPIO13	GPIO12	GPIO11
BIOSROM	ROMIDCFG2	ROMIDCFG1	ROMIDCFG0
0	128M	0	0
0	256M	0	1
0	64M	0	0
0	32M	0	1
0	512M	1	0
0	1G	1	0
0	2G	1	1
0	4G	1	1







It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.



	BLEN	BBP
L	0	V-CORE
H	1	+1.8V



R475 =>
100pF for CLK_VGA_27M CLK Gen
0ohm for Crystal
CS11002P822
REG CHIP 100 1/16W +-1% (0402)



GPU Power-on sequence

Power-Up



- +3.3V_RUN -- +VCC_GFX_CORE
- +PCIE_VDDC -- +1.8V_RUN_GFX
- CLK_PCIE_VGAP/N -- +1.8V_RUN_GFX


Power-down

- +3.3V_RUN early +VCC_GFX_CORE /+1.8V_RUN_GFX or when +VCC_GFX_CORE /+1.8V_RUN_GFX up then +3.3V_RUN
- +VCC_GFX_CORE reach 90% and +1.8V_RUN_GFX


+1.8V_RUN_GFX -- +PCIE_VDDC

PCIE ref clock(CLK_PCIE_VGAA/B) early +1.8V





Strap Name	Pin Straps description	Default Value
TX_PWRS_ENB	GPIO0 PCI Express Full TX Output Swing 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1 PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2 0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	1
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21 Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0 0 0
BIOS_ROM_EN	GPIO22 Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	1
AUD[0] AUD(1)	VSYN HSYN AUD[1] AUD[0] 00 No Audio function 01 Audio for DisplayPort and HDMI if dongle is detected 10 Audio for DisplayPort only 11 Audio for both DisplayPort and HDMI	1 1
VIP_DEVICE_STRAP_ENA	V2SYN If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0
RSVD	GENERICC	0




VDD_R4 -- Power for DVPDATA_[23:12] - external TMSDS or GPIO; corresponds to DVOA_MSB_VMODE register bit; '1' - 3.3 V(default); '0' - 1.8 V; 1.8 V ± 5% or 3.3 V ± 5%

VDD_R5 -- Power for DVP control pins (DVPCNTL_[0-2] and DVPCLK) and DVPDATA_[11:0] - external TMSDS or GPIO; corresponds to DVOA_LSB_VMODE register bit; '1' - 3.3 V(default); '0' - 1.8 V; 1.8 V ± 5% or 3.3 V ± 5%

PCIE_VDDC--PCI-E Digital Power Supply (Either 1.0 V or 1.1 V) 1.0 V -5% to 1.1 V +5%


VDDC--Dedicated core power, provides power to the internal logic. 0.9 V - 1.2 V (± 5%)

VDDCI--Isolated (clean) core power for the I/O logic. Voltage level should match that of VDDC. POWER Same as VDDC



For normal GPU operation, these signals can be left floating (do not populate the capacitors and resistors).

	M9x-S2/S3	Park-S3
MEM_CALRN0 (J25)	NC	240R
MEM_CALRP0 (K25)	NC	240R
MEM_CALRP1 (J8)	240R	150R
TESTEN2#2 (K7)	NC	0R
R1	NC	10K
R2	0R	51R
R3	2.2K	NC
C1	2.2nF	68pF




240R: CS12402FB03
150R: CS11502FB21


0R: CS00002JB38
51R: CS05102JB35








2.2nF: CH22206KB16
68pF: CH06806JB01



DDR3 BGA MEMORY




DDR3 BGA MEMORY












Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.




Place one 150uF cap by each USB connector.
Each channel is 1A






Quanta Computer Inc.
PROJECT : UM7 DIS

Size	Document Number	Rev 3A
Right USB		
Date:	Wednesday, February 03, 2010	Sheet 24 of 52




SP1	XD RDY	SD WP	MS CLK
SP2	XD RE#	SD D1	MS INS#
SP3	XD CE#	SD D0	MS D7
SP4	XD CLE	SD D7	MS D3
SP5	XD ALE	SD CD#	
SP6	XD WE#	SD CD#	
SP7	XD WP	SD D6	MS D6
SP8	XD D0	SD CLK	MS D2
SP9	XD D1	SD D5	MS D0
SP10	XD D2	SD CMD	
SP11	XD D3	SD D4	MS D4
SP12	XD D4	SD D3	MS D1
SP13	XD D5	SD D2	MS D5
SP14	XD D6	MS BS	

Share Pin




RTS5138-QFN24




Quanta Computer Inc.

PROJECT : UM7 DIS






AVDD1, AVDD2 TYP=48mA




Analog Plane

Digital Plane





FB_600ohm+-25%_100MHz
200mA_0.6ohm DC




DVDD & DVDD-IO TYP=50mA

PD#=0V : Power down Class D SPK amplifier
PD#=3.3V : Power up Class D SPK amplifier
Internal pulled high.




HP JACKN

SUYIN NORMAL OPEN



MIC JACK

SUYIN NORMAL OPEN








Quanta Computer Inc.

PROJECT : UM7 DIS

Size	Document Number	Rev
	AUDIO CONN	3A
Date:	Wednesday, February 03, 2010	Sheet 27 of 52

[16] HDMI_TX2+	C172	0.1U	HDMI TX2+ R
[16] HDMI_TX2-	C167	0.1U	HDMI TX2- R
[16] HDMI_TX1+	C164	0.1U	HDMI TX1+ R
[16] HDMI_TX1-	C157	0.1U	HDMI TX1- R
[16] HDMI_TX0+	C142	0.1U	HDMI TX0+ R
[16] HDMI_TX0-	C144	0.1U	HDMI TX0- R
[16] HDMI_CLK+	C155	0.1U	HDMI CLK+ R
[16] HDMI_CLK-	C150	0.1U	HDMI CLK- R













Charge and BAT

PCH

VGA, LAN, Clock

Thermal IC



ITE8502E LQFP-128L

KEYBOARD

ADC/DAC











PWM

IR/UART

LPC/FWH FLASH

EGPC

GPIO



LCD_SIZE_ID0	LCD_SIZE_ID0	LCD_SIZE_ID0	BID1	USB_RIGHT_EN#	Build
0	0	13.3"	0	0	SSI (X00)
0	1	14"	0	1	PI (X01)
1	0	17"	1	0	ST (X02)
0	0		1	1	OT (A00)
0	0		0	0	RAMP(A00)

Quanta Computer Inc.


PROJECT : UM7 DIS

SIO ITE8502


Size: Document Number: Rev 3A

Date: Wednesday, February 03, 2010 Sheet 29 of 52

For EC 8Mbit (1M Byte)




RTC BATTERY




For PCH
32Mbit (4M Byte)






2nd source:AKE39ZP0N00




1	2	3	4	5	6	7	8
A							A
B							B
C							C
D							D

 Quanta Computer Inc. PROJECT : UM7 DIS		Rev
		3A
Size	Document Number	
MINI-Card WWAN		
Date:	Wednesday, February 03, 2010	Sheet 31 of 52


MiniCard WLAN connector



USB and eSATA Conn.




Place one 150uF cap by each USB connector.




Each channel is 1A

Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.




Place ESD diodes as close as USB connector.




E-SATA Re-driver



Note: Boost:5dB, Standard SATA:0dB

EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost






KEYBOARD CONNECTOR




100P CAPS CLOSE TO JKB1


SATA Connector.




+3.3V_RUN Place caps close to connector.




+5V_RUN Place caps close to connector.




Power




Power button Cable





3VALW ON POWER LOGIC






HDD activity LED.









Battery




FAN CONTROL






PWR-ON-STRAPPING



LED_LINK	SWR	LDO
	1	0
LED_ACT	O/C	NO/C
	1	0



TRANSFORMER





RJ45



These Caps close LAN Chip VDD33 pins



 Quanta Computer Inc. PROJECT : UM7 DIS		Rev
		3A
Size	Document Number	
BTB CONN		
Date:	Wednesday, February 03, 2010	Sheet 39 of 52




VTTPWRGOOD
 SC(V1.0)P18:
 VTT_1.1 VR power good
 signal to processor. Signal
 voltage level is 1.1 V.



Quanta Computer Inc.

PROJECT : UM7 DIS

Size	Document Number	Rev
		3A
Date: Wednesday, February 03, 2010		Sheet 40 of 52



Continuous current : 11A
Rds(on) : 18mohm

Continuous current : 11A
Rds(on) : 18mohm


Place these CAPS close to MOSFETs

Place these CAPS close to MOSFETs

+VCHGR
Fs=400K
Max : 4.5A


change footprint 0121

+VCHGR
Control IC: ISL88731A
H/S MOSFET: FDMC8884 (FAC), Qg=7nC, Rds(on)=30mohm, PD:2.3W
L/S MOSFET: FDMC8884 (FAC), Qg=7nC, Rds(on)=30mohm, PD:2.3W
Inductor: CHOKE 6.8UH+-20% 4.5A DCR=44mohm
Output Cap: 2*10U 25V(+/-10%, X6S, 1206)



+5V_SUS
Fs=200K
TDC : 4.915A
OCP : 6.881A


+3.3V_ALW
Fs=250K
TDC : 4.477A
OCP : 6.268A



+5V_ALW
 Control IC: RT8206B
 H/S MOSFET: FDS8884(Fairchild), Qg=13nC, Rds(on)=30mohm, PD:2.5W
 L/S MOSFET: FDS6690AS_NL(Fairchild), Qg=23nC, Rds(on)=15mohm, PD:2.5W
 Inductor: 3.8UH, 30%8A(TPRH10D45F-3R8Y-F02)(TTA), DCR=21mohm
 Output Cap: 1*330U, 6.3V(20%ESR17, 6.3*5.8)

+3.3V_ALW
 Control IC: RT8206B
 H/S MOSFET: FDS8884(Fairchild), Qg=13nC, Rds(on)=30mohm, PD:2.5W
 L/S MOSFET: FDS6690AS_NL(Fairchild), Qg=23nC, Rds(on)=15mohm, PD:2.5W
 Inductor: 3.8UH, 30%8A(TPRH10D45F-3R8Y-F02)(TTA), DCR=21mohm
 Output Cap: 1*330U, 6.3V(20%ESR17, 6.3*5.8)

Ton	GND	VREF2 or Float	5V
Channel1 Fs	400 kHz	300 kHz	200 kHz
Channel2 Fs	500 kHz	375 kHz	250 kHz



QUANTA COMPUTER


Title: 3.3V_ALW / 5V_ALW(RT8206B)

Size: Document Number UM7 Dis Rev 3A

Date: Wednesday, February 03, 2010 Sheet 42 of 52

11/19


0127



0121 change footprint

+1.5V_SUS
TDC : 13.027A
OCP: 13.027A
Frequency : 280KHz

0121 change footprint



Place these CAPs close to MOSFETs

0121

0127

$$V_{OUT} = (1 + R1/R2) * 0.75$$

+1.5V_SUS
Control IC: RT8207A
H/S MOSFET: FDM8692 (Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W
L/S MOSFET: FDM7670 (Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W
Inductor: 1.0uH 20% 28A (EPI1004H-1R0M-K01) (TTA), DCR=2.8mohm
Output Cap: 1*390u, 2.5V (20%, 105C, 6.3*5.8), ESR=10mohm

VDDQ and VTT discharge control



MODE pin	Discharge mode
V5IN	No discharge
VDDQ	Tracking discharge
S4/GND	Non-tracking discharge

VDDQ output voltage selection

VDDQSET	VDDQ(V)	VTTREF and VTT	NOTE
GND	1.5V	VDDQNS/2	DDR3
V5IN	1.8V	VDDQNS/2	DDR2
FB Resistors	Adjusting	VDDQNS/2	1.5V < VVDDQ < 3V

Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	On (discharge)	Off (discharge)	Off (discharge)





+1.05V_VTT
Fs=280K
TDC : 12.64A
OCP: 18.1A

+1.05V_VTT
 Control IC: RT8204B
 H/S MOSFET: FDM8692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W
 L/S MOSFET: FDM8670(Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W
 Inductor: 1.0uH 20% 28A(EPI1004H-1R0M-K01)(TTA), DCR=2.8mohm
 Output Cap: 1*390U, 2.5V(20%, 105C, 6.3*5.8), ESR=10mohm



+1.8V_RUN
TDC : 1.2A
+1.8V_RUN for CPU and PCH

$V_o = 0.75 (R1 + R2) / R2$

Title		
+1.05V_VTT(RT8204B)		
Size	Document Number	Rev
	UM7 Dis	3A
Date:	Wednesday, February 03, 2010	Sheet 44 of 52



+VCC_CORE
Fs=300K
TDC : 48A
OCF : 64A



Place close to CPU socket
VCCSENSE & VSSSENSE pins






Place close to Phase1 output inductor.

NOTE:
 De-populate PR164 and PR165 when CPU is present


Place close to PC98
+VCC_CORE & +VCC_CORE_RTN pins

+VCC_CORE
 Control IC: ADP3212
 H/S MOSFET: FDM8692 (Fairchild), Qg=11nC, Rds(on)=14mohm, PD=2.5W
 L/S MOSFET: FDM7660 (Fairchild), Qg=8nC, Rds(on)=2.7mohm, PD=2.5W
 Inductor: 0.36uH +/-20% 28.8A FDU10400-H-R36M-P3 (Delta), DCR=0.89mohm
 Output Cap: 4*330U 2V(20%,ESR=6,7343,H1.9)

Title		
CPU core (ADP3212MNR2G)		
Size	Document Number	Rev
UM7 Ds		3A
Date:	Wednesday, February 03, 2010	Sheet 45 of 52



Reserve discharge path






QUANTA COMPUTER


Title: RUN / SUS POWER SW

Size	Document Number UM7 Dis	Rev 3A
------	----------------------------	-----------

Date: Wednesday, February 03, 2010 Sheet 46 of 52




Continuous current : 11A
Rds(on) : 18mohm




**QUANTA
COMPUTER**


Title DCIN,BATT CONNECTOR		
Size	Document Number UM7 Dis	Rev 3A
Date:	Wednesday, February 03, 2010	Sheet 47 of 52



+1.05V_PCH
 Control IC: RT8209A
 H/S MOSFET: A04496(AOS), Qg=6.1nC, Rds(on)=26mohm, PD:3.1W
 L/S MOSFET: A04468(AOS), Qg=12nC, Rds(on)=22mohm, PD:3.1W
 Inductor: 1.5UH+-20% 9A (10D40F-1R5M)(TTA), DCR=10.5mohm
 Output Cap: 1*390U, 2.5V(20%, 105C, 6.3*5.8), ESR=10mohm



Title		
+1.05V_PCH(RT8209A)		
Size	Document Number	Rev
UM7 Dis		3A
Date:	Wednesday, February 03, 2010	Sheet 48 of 52




+VCC_GFX_CORE
Fs=300K
TDP: 16A
OCP: 24A


+VCC_GFX_CORE
 Control IC: RT8208A
 H/S MOSFET: FDMC8692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD=2.5W
 L/S MOSFET: FDMC7670(Fairchild), Qg=24nC, Rds(on)=5mohm, PD=2.5W
 Inductor: 0.36uH +/-20% 45A(MP0104F-R36H1)(Delta), DCR=0.89mohm
 Output Cap: 2*390U, 2.5V(20%, 105C, 6.3*5.8), ESR=1.0mohm

$V_o = 0.75 \cdot (R1 + R2) / R2$


GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	+VCC_GFX_CORE
LOW	LOW	0.9V
HIGH	LOW	0.95V
LOW	HIGH	1.07V(NA)
HIGH	HIGH	1.12V



$V_{out} = 0.8(1 + R1/R2) = 1.0V$



$V_{out} = 0.8(1 + R1/R2) = 1.8V$



Power Design Block Diagram 2009/08/24

