

# Arsenal Discrete Schematics Document

**AMD Danube CPU S1G4**

**VGA ATI PARKS3-LP**

**RS880M + SB820M**

**2010-05-07**

**REV : X01**


*DY : Nopop Component*

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Cover Page</b>		
Size Custom	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 1	of 89

Project code :  
 PCB P/N :  
 Revision : 09915-1

# Arsenal DJ1 Discrete Block Diagram



<Core Design>


**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**


Size: <b>A3</b>	Document Number: <b>Arsenal DJ1 Discrete</b>	Rev: <b>X01</b>
Date: <b>Friday, May 07, 2010</b>	Sheet: <b>2</b>	of: <b>89</b>

# Power Block Diagram


## Power Shape




# SB820M SMBus Block Diagram




# KBC SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram



# SB820M Strapping

Capture from 45484 Rev. 1.02 AMD SB8xx-Series Southbridge Design Guide

Name	Strap Name	Schematic Note															
LPCCLK0	ECEnableStrap	<b>Embedded Controller (EC)</b> * 0V - Disabled 3.3V - Enabled															
EC_PWM3 EC_PWM2	{ROMTYPE_1, ROMTYPE_0 }	<table border="1"> <thead> <tr> <th>ROMTYPE_1</th> <th>ROMTYPE_0</th> <th>ROM TYPE</th> </tr> </thead> <tbody> <tr> <td>3.3V</td> <td>0V</td> <td>SPI ROM</td> </tr> <tr> <td>3.3V</td> <td>3.3V</td> <td>Reserved</td> </tr> <tr> <td>0V</td> <td>0V</td> <td>Firmware Hub</td> </tr> <tr> <td>0V</td> <td>3.3V</td> <td>LPC ROM (supports both LPC and PMC ROM types)</td> </tr> </tbody> </table>	ROMTYPE_1	ROMTYPE_0	ROM TYPE	3.3V	0V	SPI ROM	3.3V	3.3V	Reserved	0V	0V	Firmware Hub	0V	3.3V	LPC ROM (supports both LPC and PMC ROM types)
ROMTYPE_1	ROMTYPE_0	ROM TYPE															
3.3V	0V	SPI ROM															
3.3V	3.3V	Reserved															
0V	0V	Firmware Hub															
0V	3.3V	LPC ROM (supports both LPC and PMC ROM types)															
LPCCLK1	CLKGEN	<b>Defines clock generator</b> * 0V - External clock mode: Use 100-MHz PCIeR clock as reference clock and generate internal clocks only. 3.3V- Integrated clock mode: Use 25-MHz crystal clock and generate both internal and external clocks															
PCICLK1	BIF_GEN2_COMPLIANCE_Strap	<b>Set PCIe to Gen II mode</b> 0V- Force PCIe interface at Gen I mode * 3.3V- PCIe interface is at Gen II mode Not Applicable to SB820M but provision for pull-down is required.															
PCICLK2	BootFailTmrEn	<b>Watchdog function</b> * 0V- Disable the boot fail timer function 3.3V- Enable the boot fail timer function															
PCICLK3	DefaultStrapMode	<b>Default Debug Straps</b> * 0V- Disable Debug Straps. 3.3V- Select external Debug Straps															
PCICLK4	CPUClkSel	<b>CPU/NB HT Clock Selection</b> 0V- Reserved. * 3.3V- Required setting for integrated clock mode. This strap is not used if the strap CLKGEN is configured for external clock generator mode.															
AZ_SDOUT	CoreSpeedMode	<b>Slow down core clock for low power platform.</b> * 0V- Performance mode 3.3V- Low Power mode															

## USB Table

USB	
Pair	Device
0	USB2
1	USB3
2	USB0 (I/O Board)
3	USB1 (I/O Board, 17")
4	WLAN
5	Reserve
6	Reserve
7	Reserve
8	Reserve
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	Reserve
13	Reserve

## PCIE SB820M

	PCI-E Port	Device	Remark
Device 21	PCI-E Port #0	Onboard LAN	ATHEROS AR8132
	PCI-E Port #1	Mini Card	WLAN

# NB880M Strapping

Capture from 46113\_rs880m\_ds\_nda\_1.03

Name	Strap Function	Schematic Note
DAC_VSYNC	STRAP_DEBUG_BUS_GPIO_ENABLE#	Enables debug bus access through memory I/O pads and GPIOs. 0: Enable * 1: Disable
DAC_HSYNC	SIDE_PORT_EN#	Indicates if memory side-port is available or not * 0: Available 1: Not available
SUS_STAT#	LOAD_EEPROM_STRAPS#	Selects loading of strap values from EEPROM. 0: I2C master can load strap values from EEPROM if connected, or use default values if EEPROM is not connected. Please refer to RS880M's reference schematics for system level implementation details. * 1: Use default values

**ATI RESERVED CONFIGURATION STRAPS**  
 ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESE  
 H2SYNC , V2SYNC  
 PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESE





If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO(13,12,11)	Manufacturer	Part Number	GPIO(13,12,11)
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
512MB	x		M25P60	0101
1GB	x			
2GB	x	Chingis (formerly PMC)	Pm25LV512A	0100
4GB	x		Pm25LV010A	0101

STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB (Internal PD)	GPIO_VGA_00	Transmitter Power Savings Enable * 0 = 50% Tx output swing 1 = Full Tx output swing
TX_DEEMPH_EN (Internal PD)	GPIO_VGA_01	Transmitter De-emphasis Enable * 0 = Tx de-emphasis disabled 1 = Tx de-emphasis enabled
BIF_GEN2_EN_A	GPIO_VGA_02	* 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s
ROMIDCFG[3:0] (Internal PD)	GPIO(13,12,11)	if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type * if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size
BIOS_ROM_EN (Internal PD)	GPIO_22_ROMCSB	Enable external BIOS ROM device * 0 = Disable external BIOS ROM device 1 = Enable external BIOS ROM device
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] * 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI
VGA_DIS (Internal PD)	GPIO_VGA_09	* 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller

«Core Design»



<b>DELL</b>		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Table of Content</b>			
Size A2	Document Number	Rev X01	
Date: Friday, May 07, 2010		Sheet 6 of 88	

1'nd 68.00084.A31 (MURATA)  
2'nd



- WLAN (100MHz)  
76 CLK\_PCIE\_MINI1  
76 CLK\_PCIE\_MINI#
- LAN (100MHz)  
76 CLK\_PCIE\_LAN  
76 CLK\_PCIE\_LAN#
- VGA (27MHz)  
81 CLK\_VGA\_27M\_SS  
81 CLK\_VGA\_27M\_NSS
- 13 NB\_GPPSB\_CLK  
13 NB\_GPPSB\_CLK#
- 20 SB\_PCIE\_CLK  
20 SB\_PCIE\_CLK#
- 13 CLK\_NBHT\_CLK  
13 CLK\_NBHT\_CLK#

- TP701 1 TP\_CLK\_SRC6
- TP702 1 TP\_CLK\_SRC6#
- TP703 1 TP\_CLKREQ0#
- TP704 1 TP\_CLKREQ3#
- TP705 1 TP\_CLKREQ4#
- TP706 1 TP\_CLK\_SRC4
- TP707 1 TP\_CLK\_SRC4#
- TP708 1 TP\_CLKREQ2#
- TP709 1 TP\_CLK\_SRC2
- TP710 1 TP\_CLK\_SRC2#



XTAL  
1'nd 82.30005.901  
2'nd 82.30005.A51

**CLKREQ# MAP**

CLKREQ0#	No use
CLKREQ1#	CLKSRC1 MINI1
CLKREQ2#	No use
CLKREQ3#	No use
CLKREQ4#	No use

VGA (100MHz)

1002

CPU\_CLK (200MHz)

CardReader (48MHz)  
SB820M\_USB (48MHz)

0824  
NB\_OSCIN (14MHz)  
SB\_OSCIN (14MHz)

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
FS0	0*	100 MHz differential HTT clock
SEL_SATA	1*	100 MHz non-spreading differential SRC clock
FS1	0	100 MHz spreading differential SRC clock
SEL_27MHz	1*	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
FS2	0	100MHz differential spreading SRC clock

<Core Design>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator ICS9LPRS480**

Size	Document Number	Rev
Custom	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>

Date: Friday, May 07, 2010 Sheet 7 of 89


**SSID = CPU**






SKT-BGA638H176  
 1'nd 62.10055.111  
 2'nd 62.10055.171



**SSID = CPU**



**0.9V(1.25A) for VDDR  
0.9V---DDR1066  
1.05V---DDR1333 (1.75A)**








SSID = N.B

RS880M : 71.RS880.M05




HYPER TRANSPORT CPU I/F



Place < 100mils from pin C23 and A24

Place < 100mils from pin B25 and B24



PCIe I/F GFX

PCIe I/F GPP


PCIe I/F SB

LANE REVERSE




A-LINK

A-LINK



Place < 100mils from pin AC8 and AB8



LANE REVERSE

<Core Design>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>RS880M_HT LINK&amp;PCIe(1/4)</b>		
Size	Document Number	Rev
Custom	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>
Date:	Friday, May 07, 2010	Sheet 12 of 89

**SSID = N.B**

RS880M : 71.RS880.M05


Layout Note  
Trace at least 15 mil



**UMA**

GREEN/BLUE: Connected to GND through two separate 150- 1% resistors.

RED: Connected to GND through two separate 140- 1% resistors.





**STRAP\_DEBUG\_BUS\_GPIO\_ENABLE# ( RS880M use DAC\_VSYNC)**  
Enables debug bus access through memory I/O pads and GPIOs.  
\*1 : Disable  
0 : Enable

**SIDE\_PORT\_EN# ( RS880M use DAC\_HSYNC)**  
\*1 = Memory Side port Not available  
0 = Memory Side port available


**LOAD\_EEPROM\_STRAPS#(RS880M use SUS\_STAT#)**  
Selects Loading of STRAPS From EEPROM  
\*1 : use Default Values  
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

\*DEFAULT



ALLOW\_LDTSTOP:  
1 = LDTSTOP# can be asserted  
0 = LDTSTOP# has to be de-asserted

Trace at least 10 mil



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **RS880M\_LVDS&CRT\_(2/4)**

Size	Document Number	Rev
Custom	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>


Date: Friday, May 07, 2010 Sheet 13 of 89





SSID = N.B

RS880M : 71.RS880.M05



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RS880M\_PWR&GD\_(4/4)**

Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 15 of 89	

(Blanking)

<Core Design>




		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 16	of 89





(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 17	of 89





Layout Note:  
Place these Caps near SO-DIMMB.

Place these caps close to VTT1 and VTT2.


SO-DIMMB is placed farther from the Processor than SO-DIMMA

Note:  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34

SSID = S.B

SB820M: 71.SB820.M02

placed CAP closed SB820M



**DELL Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB820M\_PCIE&PCI\_(1/5)**


Size A3	Document Number	Rev
	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>

Date: Friday, May 07, 2010 Sheet 20 of 89

SSID = S.B

SB820M: 71.SB820.M02

USB	
Pair	Device
0	USB2
1	USB3
2	USB0 (I/O Board)
3	USB1 (I/O Board, 17")
4	WLAN
5	RESERVED
6	RESERVED
7	RESERVED
8	RESERVED
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	RESERVED
13	RESERVED




<Core Design>

**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB820M\_USB&GPIO\_(2/5)**

Size: Custom Document Number: **Arsenal DJ1 Discrete** Rev: **X01**



Date: Friday, May 07, 2010 Sheet 21 of 89




GPIO[150:128] are open drain GPIO pins where as GPO160 is an open drain GPO pin. These pins are not programmed to GPIO mode by default.

If use as GPIO, need to pull up to 1.8V\_RUN

suggest not use HW monitor




SPI ROM in KBC side



SSID = S.B

SB820M: 71.SB820.M02



Flash Controller func, not supported by the SB 820M

WOL supported: Tied +3.3V\_ALW not supported: Tied +3.3V\_RUN

WOL supported: Tied +1.1V\_ALW not supported: Tied +1.1V\_RUN

<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **SB820M POWER&GND (4/5)**

Size: Custom	Document Number: <b>Arsenal DJ1 Discrete</b>	Rev: <b>X01</b>
Date: Friday, May 07, 2010	Sheet: 23	of 89




**SSID = S.B**

### REQUIRED STRAPS



### DEBUG STRAPS



### REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

	AZ_SDOUT#	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCLK_FWH (PCI_CLK4)	PCLK_KBC (LPCCLK0)	LPCCLK1	SB_GPO200 , SB_GPO199 ROM TYPE:
<b>PULL HIGH</b>	<b>LOW POWER MODE</b>	Allow PCIE GEN2 <b>DEFAULT</b>	WatchDOG (NB_PWRGD) <b>ENABLED</b>	USE DEBUG STRAPS	non_Fusion CLOCK mode <b>DEFAULT</b>	ENABLE EC	<b>DEFAULT</b> CLKGEN <b>ENABLED</b> (Use Internal)	H, H = Reserved H, L = SPI ROM
<b>PULL LOW</b>	<b>PERFORMANCE MODE</b> <b>DEFAULT</b>	Force PCIE GEN1	WatchDog (NB_PWRGD) <b>DISABLED</b> <b>DEFAULT</b>	IGNORE DEBUG STRAPS <b>DEFAULT</b>	Fusion CLOCK mode	DISABLE EC <b>DEFAULT</b>	CLKGEN <b>DISABLED</b> (Use External)	L, H = LPC ROM <b>DEFAULT</b> L, L = FWH ROM

Not Applicable to SB820M but provision for pull-down is required.

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE PCI PLL <b>(DEFAULT)</b>	Disable ILA AUTORUN <b>(DEFAULT)</b>	USE FC PLL <b>(DEFAULT)</b>	USE DEFAULT PCIE STRAPS <b>(DEFAULT)</b>	Disable PCI MEM BOOT <b>(DEFAULT)</b>
<b>PULL LOW</b>	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI\_AD[27:23]

<Core Design>



Title <b>SB820M_STRAPPING_(5/5)</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 24 of 89	




(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>CPU (VCC CORE)</b>		
Size	Document Number	Rev
	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>
Date: Friday, May 07, 2010	Sheet 25	of 89

(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b><i>CPU (VCC_GFXCORE)</i></b>		
Size	Document Number	Rev
	<b><i>Arsenal DJ1 Discrete</i></b>	<b><i>X01</i></b>
Date: Friday, May 07, 2010	Sheet 26	of 89

(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>CPU (VSS)</b>
Size	Document Number	Rev
	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>
Date: Friday, May 07, 2010	Sheet 27	of 89

(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 28	of 89










(Blanking)

<Core Design>



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 29	of 89

**SSID = AUDIO**






(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 31	of 89

**SSID = SDIO**



Place R3204 and R3205 together

<Core Design>

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>Card Reader-RTS5138</b>		
Size	Document Number	Rev
Custom	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>
Date:	Friday, May 07, 2010	Sheet 32 of 89



(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 33	of 89

(Blanking)

<Core Design>



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 34	of 89

(Blanking)






<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 35	of 89

(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 36	of 89



(Blanking)

<Core Design>



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 38	of 89




(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 40	of 89



**SSID = Reset.Suspend**




<Core Design>

**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Power On Logic**

Size: A3	Document Number: <b>Arsenal DJ1 Discrete</b>	Rev: <b>X01</b>
Date: Friday, May 07, 2010	Sheet: 41 of 89	


**SSID = Reset.Suspend**




**Run Power**




0506 +1.1V\_ALW transfer to +1.1V\_RUN



**For Discrete**



**For Discrete**



<Core Design>

(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 43 of 89	1

(Blanking)





<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 44	of 89

(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 45	of 89



Design Current = 7.57A  
11.89A <math><math>OCP <math><math>+14.053A

Design Current = 7.3A  
11.45A <math><math>OCP <math><math>+ 16A



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 3.30H PCMC063T-3R3MN Cynotec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A  
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC\_TOKIN/77.C2271.00L  
O/P cap: 100U 6.3V TEP5L20J107M(45) 8R 45mohm 1.374Arms NEC\_TOKIN/77.C1071.081  
R/S: FDS8884 23mohm/30mohm@4.5Vgs/ 84.08884.037  
L/S: FDS6690AS 12mohm/15mohm@4.5Vgs/ 84.06690.E37

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 2.2uH PCMC063T-2R2MN Cynotec 18mohm/20mohm Isat =14Arms 68.2R210.20B  
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC\_TOKIN/77.C2271.00L  
O/P cap: 100U 6.3V TEP5L20J107M(45) 8R 45mohm 1.374Arms NEC\_TOKIN/77.C1071.081  
L/S: FDS6690AS 12mohm/15mohm@4.5Vgs/ 84.06690.E37

TPS51125	RT8208
PR4604	DR31
PR4605	DR32

TPS51125:		
TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

RT8208 (74.08208.A73):		
TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

TPS51125	74.51125.073
RT8208BQGW	74.08208.A73

SKIPSSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	VOA Auto Skip	Auto Skip	PWM only
EN0	Open	820kΩ to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

Close to VFB Pin (pin5)

Close to VFB Pin (pin2)

<math><math>Core Design</math></math>

Wistron Corporation  
21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.

File: **TPS51125\_5V/3D3V**


Size: Document Number  
A2: **Arsenal DJ1 Discrete**

Date: Friday, May 07, 2010 Sheet 46 of 89

SSID = CPU.Regulator


# ISL6265HRTZ-T for +VCC\_CORE&+VDDNB

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 4.7uH PCMC063T-4R7MN 35mohm Isat =10Arms CYNTEC/68.4R710.20D  
 O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01  
 H/S: VISHAY SIS412DN-T1-GE3/ 24mohm/30mohm@4.5Vgs/ 84.00412.037  
 L/S: VISHAY SIS412DN-T1-GE3/ 24mohm/30mohm@4.5Vgs/ 84.00412.037



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 0.36UH PCMC104T-R36MN1R05J CYNTEC DCR 1.05(+5%~-5%)mohm  
 Isat =60Arms 68.R3610.20C  
 O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01  
 H/S: VISHAY SI7658ADP/ POWERPAK-8.2/810mOhm/ 4.5Vgs/ 84.00462.037  
 L/S: VISHAY SI7658ADP/ POWERPAK-2.3/ 2.8mOhm/ 4.5Vgs/ 84.07658.037

<Core Design>



Wistron Corporation  
 21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsueh,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **VREG : +VCC\_CORE&+VDDNB**


Size: A2 Document Number: **Arsenal DJ1 Discrete** Rev: **X01**

Date: Friday, May 07, 2010 Sheet: 47 of 89





**SSID = PWR.Plane.Regulator\_1p5v0p75v**



Design Current = 0.7A


Design Current = 18.45A  
28.99A < OCP < 34.3A

State	S3	S5	VDDR	VITREF	VIT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VITREF and VIT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 1.5UHPCMC104T-1R5MN DCR:3.8/4.2mohm Isat =33Arms Cynotec/ 68.1R510.10J  
 O/P cap: 220U 2V EEFX0D221R 15mohm 2.7Arms PANASONIC/ 79.22719.20L  
 H/S: S17686DP/ POWERPAK-8/ 11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
 L/S: SIR164DP/ POWERPAK-8/ 2.6mOhm/3.2mohm@4.5Vgs/ 84.00164.037

Close to VFB Pin (pin5)



<Core Design>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.


Title: **TPS51116 +1.5V SUS**

Size: Custom Document Number: **Arsenal DJ1 Discrete** Rev: **X01**

Date: Friday, May 07, 2010 Sheet: 49 of 89

SSID = PWR.Plane.Regulator\_VDDC


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>TPS51117 +VDDC</b>		
Size	Document Number	Rev
A3	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>
Date: Friday, May 07, 2010	Sheet 50 of 89	




SSID = PWR.Plane.Regulator\_1p8v

### APL5930 for +1.8V\_RUN



SSID = PWR.Plane.Regulator\_1p8v

### APL5930 for +1.8V\_DELAY



<Core Design>

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **APL5930 +1.8V RUN**

Size: A3	Document Number: <b>Arsenal DJ1 Discrete</b>	Rev: <b>X01</b>
Date: Friday, May 07, 2010	Sheet: 52	of: 89

SSID = PWR.Plane.Regulator\_0P9v

SSID = PWR.Plane.Regulator\_2p5v

### RT9013-25PB for +2.5V\_RUN



<Core Design>









			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>VREG : +CPU_VDDR&amp;+2.5V_RUN</b>					
Size	Document Number				Rev
Custom	<b>Arsenal DJ1 Discrete</b>				<b>X01</b>
Date:	Friday, May 07, 2010			Sheet	53 of 89



**SSID = VIDEO**

**Layout Note:**

- \*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- \* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



<Core Design>

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**

Size: Document Number: **Arsenal DJ1 Discrete** Rev: **X01**

Date: Friday, May 07, 2010 Sheet 55 of 89

(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 56	of 89




(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>HDMI (Reserved)</b>		
Size	Document Number	Rev
A3	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>
Date: Friday, May 07, 2010	Sheet 57	of 89

SSID = Thermal

# Fan Connector




<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title <b>ITP/Fan Connector</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 58	of 89

# SATA HDD Connector



X02 **22.10300.961**


# ODD Connector




X02 **22.10300.811**  
22.10300.471

**SSID = AUDIO**


# Speaker Connector




# LINE1 OUT



# Internal Microphone



# MIC IN



<Core Design>

**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title  
**Audio Jack**

Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 60	of 89

(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 61	of 89








**SSID = USB**




### IO Board USB Power



### Right USB Power



22.10254.451



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>USB</b>		
Size	Document Number	Rev			
	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>			
Date:	Friday, May 07, 2010	Sheet	63	of	89

(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>MINICARD</b>
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 64	of 89




(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 65	of 89

SSID = User.Interface


### Battery LED




### Power button LED



### BREATHE PWR LED (Front)



### HDD LED



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>LED</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 66	of 89


(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 67	of 89

SSID = KBC


Internal Keyboard Connector



20.K0259.030  
20.K0421.030

SSID = Touch.Pad



TouchPad Connector



20.K0320.004  
20.K0382.004


<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
<b>Key Board/Touch Pad</b>			
Title	Document Number	Rev	
Size A3	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>	
Date: Friday, May 07, 2010	Sheet 68	of	89



<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Rev
		X01
<b>Hall Sensor</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Date: Friday, May 07, 2010
Sheet 69 of 89		1




<Core Design>




 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Rev
		X01
Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Arsenal DJ1 Discrete</b>	X01
Date: Friday, May 07, 2010	Sheet 70 of 89	

**SSID = SDIO**

# SD/XD/MS Card Reader



0430



<Core Design>



Title		
<b>CARD Reader CONN</b>		
Size	Document Number	Rev
A3	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>
Date:	Friday, May 07, 2010	Sheet 71 of 89

(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>RESERVED</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 72	of 89




**SSID = User.Interface**

### Bluetooth Module conn.



20.F0987.014  
20.F1500.014



(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 74	of 89


(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 75	of 89

**SSID = PWR.Support**

0423



<Core Design>



Title			<b>IO Board Connector</b>		
Size	Document Number	Rev			
A3	<b>Arsenal DJ1 Discrete</b>				X01
Date:	Friday, May 07, 2010	Sheet	76	of	89

(Blanking)

<Core Design>







Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 77	of 89

(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 78	of 89




<Core Design>



Title <b>UNUSED PARTS/EMI Capacitors</b>		
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X01</b>
Date: Friday, May 07, 2010	Sheet 79	of 89

**SSID = VIDEO**

PCIE\_NTX\_GRX\_P[0..15] << PCIE\_NTX\_GRX\_P[0..15] 12  
 PCIE\_NTX\_GRX\_N[0..15] << PCIE\_NTX\_GRX\_N[0..15] 12  
 PCIE\_NRX\_GTX\_P[0..15] >> PCIE\_NRX\_GTX\_P[0..15] 12  
 PCIE\_NRX\_GTX\_N[0..15] >> PCIE\_NRX\_GTX\_N[0..15] 12



<Core Design>

**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **VGA PCIE(1/4)**

Size: **A3** Document Number: **Arsenal DJ1 Discrete** Rev: **X01**

Date: Friday, May 07, 2010 Sheet 80 of 89



# SSID = VIDEO



**DELL Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **VGA LVDS/TV/CRT(2/4)**

Size: **C** Document Number: **Arsenal DJ1 Discrete** Rev: **X01**



Date: Saturday, May 08, 2010 Sheet: 81 of 89



# SSID = VIDEO

( 0.5 \* VDDR1 ) ( for SSTL-1.8/SSTL-2/DDR2 )  
 ( 0.7 \* VDDR1 ) ( for GDDR3/GDDR4 )


DIVIDER RESISTORS	DDR2/3	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R



For R8306 : 240ohm For M92  
 150ohm For PARK

For C8316 : 2.2n For M92  
 68p For PARK

0504




route 50ohms  
 single-ended/100ohms diff  
 and keep short

Use this option ONLY  
 for Park-S3

FOR M92

FOR PARK



MEMORY INTERFACE

RDQSA0 and WDQSA0 = differential pair  
 RDQSA1 and WDQSA1 = differential pair  
 ETC

84

84

84

85

84

85

85

84

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85

85



85

ATI RESERVED CONFIGURATION STRAPS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESE	
H2SYNC , V2SYNC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESE	

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
512MB	x		M25P80	0101
1GB	x	Chinggis (formerly PMC)	Fm25LV512A	0100
2GB	x		Fm25LV010A	0101
4GB	x			


STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB (Internal PD)	GPIO_VGA_00	Transmitter Power Savings Enable V 0= 50% Tx output swing 1= Full Tx output swing
TX_DEEMPH_EN (Internal PD)	GPIO_VGA_01	Transmitter De-emphasis Enable V 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled
BIF_GEN2_EN_A	GPIO_VGA_02	V 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size
BIOS_ROM_EN (Internal PD)	GPIO_22_ROMCSB	Enable external BIOS ROM device V 0 = Disable external BIOS ROM device 1 = Enable external BIOS ROM device
AUD[1] AUD[0] (Internal PD)	VGA_HS SYNC VGA_VS SYNC	AUD[1:0] V 00:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI
VGA_DIS (Internal PD)	GPIO_VGA_09	V 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller

STRAPS	PIN	DESCRIPTION
MEM_TYPE	DVPPDATA(19,21,2,0) (Internal PD)	MEMORY TYPE, MAKE AND SIZE INFO V 0000 - gDDR3 64Mx16 Hynix 0001 - gDDR3 64Mx16 Samsung 0010 - gDDR3 128Mx16 Hynix 0011 - gDDR3 128Mx16 Samsung







**SSID = VIDEO**

Place blow decoupling caps close VDD pin.



Place blow decoupling caps close VDD pin.



<Core Design>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM (1/2)**





Size	Document Number	Rev
Custom	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>
Date: Friday, May 07, 2010	Sheet 84 of	89

# SSID = VIDEO

Place blow decoupling caps close VDD pin.



Place blow decoupling caps close VDD pin.



<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM (2/2)**

Size	Document Number	Rev
Custom	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>

Date: Friday, May 07, 2010 Sheet 85 of 89



(Blanking)

<Core Design>



Title		
<b>APL5930 +1.1V RUN</b>		
Size	Document Number	Rev
A3	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>
Date: Friday, May 07, 2010	Sheet 87	of 89

(Blanking)

<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title			<b>Reserved</b>		
Size	Document Number	Rev			
Custom	<b>Arsenal DJ1 Discrete</b>	<b>X01</b>			
Date:	Friday, May 07, 2010	Sheet	88	of	89



DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
11/06	X01	1	51	PU5101 +1.5V_SUS and +5V_ALW change	power plane change	EE
		2	81	Change R8133 form 10KΩ to 0Ω	GPU 27MHz to JTAG_CLK	EE
		3	7 81	Change R713 from 33Ω to 47Ω. Change R8129 from 124Ω to 80.6Ω	Adjust GPU 27Mhz Vpp to 1.8V	EE
		4	86	pull resistor R8606 to +3.3V_RUN	avioid leakage cuurent	EE
		5	42	R4206 short	RC delay for +5V_RUN	EE
		6	42	R4207 change to 20K C4203 change to 0.1uf	RC delay for +3.3V_RUN	EE
		7	52	PR5201 change to 10K PC5207 change to 220nf	RC delay for +1.8V_RUN	EE
		8	53	PR5301 change to 1K PC5302 change to 1uf	RC delay for +2.5V_RUN	EE
		9	37	Pop R3703, R3704, D3702, D3703, Q3705, Q3703, R3705, C3717 Depop R3709, R3705, R3701	add 10mW schematic	EE
		10	51	Change PR5105 pull up from +3.3V_ALW to +3.3V_RUN	avioid leakage cuurent	EE
		11	22	Del MEM_1V5 pull up resister (RN2202)	avioid leakage cuurent	EE
		12	10	R1028 pull to +1.5V_RUN	avioid leakage current	EE
		13	7	C718, C719 change to 15pF	As crystal vendor suggest	EE
		14	49	Dummy PR4905	modify RUNPWROK PU plane	EE
		15	62	R6202 change to 33R	For SPI_DI undershoot over spec	EE
		16	62	R6206 change from 510R to 1KR	For Safty request	EE
		17	76	IOBD1 pin define modify	For ME IO BD modify	EE
		18	37	Pop R3729 and depop R3733	For PCB version change	EE
04/29						

<Core Design>



Title			Change History		
Size	Document Number	Rev	Arsenal DJ1 Discrete		
Cus/Ver		X01			
Date:	Friday, May 07, 2010	Sheet	89	of	89