

Ansenal DJ1 UMA Schematics Document

AMD Danube CPU S1G4

RS880M + SB820M


2010-05-25

REV : A00

DY : Nopop Component


<http://hobi-elektronika.net>

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Cover Page					
Size	Document Number				Rev
Custom	Ansenal DJ1 AMD UMA				A00
Date:	Tuesday, May 25, 2010			Sheet	1 of 90

Project code : 91.4EK01.001
 PCB P/N : 09940
 Revision : SC

Ansenal DJ1 AMD UMA Block Diagram



CHARGER	
BQ24745RHDR	
INPUTS	OUTPUTS
+DC_IN_SS	+PWR_SRC
+CHAGER_SRC	
SYSTEM DC/DC	
RT8205BGQW-GP 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW
SYSTEM DC/DC	
RT8209EGQW 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.1V_RUN
CPU CORE	
ISL6265AHTZ-T-GP 47	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE +VDDNB
DDR III SUS&VTT	
RT8207GQW-GP 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS
SYSTEM DC/DC	
APL5930KAI 52	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN
SYSTEM DC/DC	
Switches/RT9013 42,53	
INPUTS	OUTPUTS
+3.3V_ALW	+3.3V_RUN
+5V_ALW	+5V_RUN
+1.5V_SUS	+1.5V_RUN
+3.3V_RUN	+2.5V_RUN
SYSTEM DC/DC	
RT9025 48,51	
INPUTS	OUTPUTS
+3.3V_ALW	+1.1V_ALW
+1.5V_SUS	+CPU_VDDR
PCB LAYER	
L1: Top	
L2: VCC	
L3: Signal	
L4: Signal	
L5: GND	
L6: Bottom	

<Core Design>


Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size: A3	Document Number: Ansenal DJ1 AMD UMA	Rev: A00
Date: Thursday, May 13, 2010	Sheet 2 of 90	

Power Block Diagram

Power Shape



<http://hobi-elektronika.net>


<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Power Block Diagram**

Size: Custom	Document Number: Ansenal DJ1 AMD UMA	Rev: A00
Date: Thursday, May 13, 2010	Sheet: 3 of 90	


SB820M SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



<http://hobi-elektronika.net>

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		THERMAL/AUDIO BLOCK DIAGRAM	
Size	Document Number	Rev	
Custom	Ansenal DJ1 AMD UMA	A00	
Date:	Thursday, May 13, 2010	Sheet	5 of 90

SB820M Strapping

Capture from 45484 Rev. 1.02 AMD SB8xx-Series Southbridge Design Guide

Name	Strap Name	Schematic Note
LPCCLK0	ECEnableStrap	Embedded Controller (EC) * 0 V - Disabled 3.3 V - Enabled
EC_PWM3 EC_PWM2	{ROMTYPE_1, ROMTYPE_0 }	ROMTYPE_1 ROMTYPE_0 ROM TYPE 3.3V 0V SPI ROM 3.3V 3.3V Reserved 0V 0V Firmware Hub 0V 3.3V LPC ROM * (supports both LPC and PMC ROM types)
LPCCLK1	CLKGEN	Defines clock generator 0V - External clock mode: Use 100-MHz PCIeR clock as reference clock and generate internal clocks only. * 3.3V- Integrated clock mode: Use 25-MHz crystal clock and generate both internal and external clocks
PCICLK1	BIF_GEN2 COMPLIANCE_Strap	Set PCIe to Gen II mode 0V- Force PCIe interface at Gen I mode * 3.3V- PCIe interface is at Gen II mode Not Applicable to SB820M but provision for pull-down is required.
PCICLK2	BootFailTmrEn	Watchdog function * 0V- Disable the boot fail timer function 3.3V- Enable the boot fail timer function
PCICLK3	DefaultStrapMode	Default Debug Straps * 0V- Disable Debug Straps. 3.3V- Select external Debug Straps
PCICLK4	CPUclkSel	CPU/NB HT Clock Selection 0V- Reserved. * 3.3V- Required setting for integrated clock mode. This strap is not used if the strap CLKGEN is configured for external clock generator mode.
AZ_SDOUT	CoreSpeedMode	Slow down core clock for low power platform. * 0V- Performance mode 3.3V- Low Power mode

NB880M Strapping

Capture from 46113 rs880m ds nda 1.03

Name	Strap Function	Schematic Note
DAC_VSYNC	STRAP_DEBUG_BUS_GPIO _ENABLE#	Enables debug bus access through memory I/O pads and GPIOs. 0: Enable * 1: Disable
DAC_HSYNC	SIDE_PORT_EN#	Indicates if memory side-port is available or not 0: Available * 1: Not available
SUS_STAT#	LOAD_EEPROM_STRAPS#	Selects loading of strap values from EEPROM. 0: I2C master can load strap values from EEPROM if connected, or use default values if EEPROM is not connected. Please refer to RS880M's reference schematics for system level implementation details. * 1: Use default values

USB Table

USB	
Pair	Device
0	USB1
1	USB3
2	USB2 (I/O Board)
3	Reserve
4	WLAN
5	Reserve
6	Reserve
7	Reserve
8	Reserve
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	Reserve
13	Reserve

PCIE Routing

LANE0	LAN
LANE1	MiniCard WLAN

<Core Design>

DELL			Wistron Corporation 21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.
Table of Content			
Size A4	Document Number	Rev	A00
Date: Thursday, May 13, 2010		Sheet	6 of 90


(Blanking)

<http://hobi-elektronika.net>

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Clock Generator ICS9LPRS480					
Size Custom	Document Number Ansenal DJ1 AMD UMA			Rev A00	
Date:	Thursday, May 13, 2010		Sheet	7	of 90

SSID = CPU



SKT-BGA638H176
 1'nd 62.10055.111
 2'nd 62.10055.171

<http://hobi-elektronika.net>

<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU_HT_LINK I/F_(1/4)**

Size	Document Number	Rev
Custom	Ansenal DJ1 AMD UMA	A00

Date: Thursday, May 27, 2010 Sheet 8 of 90

SSID = CPU

4.70UF*4
0.22UF*4
1000PF*4
180PF*4

Place near to CPU

0.9V(1.25A) for VDDR
1.05V---DDR1333 (1.75A)


CLOSE TO CPU

CPU1C

DANUB
-Core Design-




Title		
CPU DDR(2/4)		
Size	Document Number	Rev
Custom	Ansenal DJ1 AMD UMA	A00
Date:	Thursday, May 27, 2010	Sheet 9 of 90



http://hobi-elektronika.net


SSID = CPU

LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



LAYOUT: Route FBCLKOUT_H/L
differentially impedance 80

HDT Connectors









DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **CPU_Control&Debug (3/4)**

Size	Document Number	Rev
Custom	Anselan DJ1 AMD UMA	A00

Date: Thursday, May 27, 2010 Sheet 10 of 90

SSID = CPU



<http://hobi-elektronika.net>

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_Power_(4/4)**

Size A3	Document Number	Rev
	Ansenal DJ1 AMD UMA	A00
Date: Thursday, May 13, 2010	Sheet 11	of 90

SSID = N.B

RS880M : 71.RS880.M05



A-LINK

A-LINK

<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File: **AMD-RS880M HT LINK&PCIe(1/4)**



Size: Document Number
 Custom: Anseln DJ1 AMD UMA

Date: Thursday, May 27, 2010 Sheet 12 of 90

http://hobi-elektronika.net Place < 100mils from pin AC8 and AB8

SSID = N.B

RS880M : 71.RS880.M05






STRAP_DEBUG_BUS_GPIO_ENABLE# (RS880M use VGA_VSYNC)
Enables debug bus access through memory I/O pads and GPIOs.
*1 : Disable
0 : Enable

SIDE_PORT_EN# (RS880M use VGA_HSYNC)
*1 = Memory Side port Not available
0 = Memory Side port available

LOAD_EEPROM_STRAPS#(RS880M use SUS_STAT#)
Selects Loading of STRAPS From EEPROM
*1 : use Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected


*DEFAULT



AMD-RS880M_LVDS&CRT (2/4)

Size: Custom
Document Number: Ansenal DJ1 AMD UMA
Date: Thursday, May 27, 2010
Sheet: 13 of 90

SSID = N.B







<http://hobi-elektronika.net>

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title AMD-RS880M_SidePort_(3/4)		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 14	of 90

SSID = N.B



PART 6/6		GROUND	
A25	VSSAHT1	VSSAPCIE1	A2
D23	VSSAHT2	VSSAPCIE2	B1
E22	VSSAHT3	VSSAPCIE3	D3
G24	VSSAHT4	VSSAPCIE4	D5
G25	VSSAHT5	VSSAPCIE5	E4
H19	VSSAHT7	VSSAPCIE6	G1
J22	VSSAHT8	VSSAPCIE7	G2
L24	VSSAHT9	VSSAPCIE8	G4
L25	VSSAHT10	VSSAPCIE9	H7
M20	VSSAHT11	VSSAPCIE10	J4
N22	VSSAHT12	VSSAPCIE11	R7
P20	VSSAHT13	VSSAPCIE12	L2
R19	VSSAHT14	VSSAPCIE13	L4
R22	VSSAHT15	VSSAPCIE14	L7
R24	VSSAHT16	VSSAPCIE15	M6
R25	VSSAHT17	VSSAPCIE16	N4
H20	VSSAHT18	VSSAPCIE17	P6
U22	VSSAHT19	VSSAPCIE18	R1
V19	VSSAHT20	VSSAPCIE19	R2
W22	VSSAHT21	VSSAPCIE20	R4
W24	VSSAHT22	VSSAPCIE21	V7
Y21	VSSAHT23	VSSAPCIE22	U4
AD25	VSSAHT24	VSSAPCIE23	V8
	VSSAHT25	VSSAPCIE24	V6
	VSSAHT26	VSSAPCIE25	W1
	VSSAHT27	VSSAPCIE26	W2
		VSSAPCIE27	W4
		VSSAPCIE28	W7
		VSSAPCIE29	W8
		VSSAPCIE30	Y6
		VSSAPCIE31	AA4
		VSSAPCIE32	AB5
		VSSAPCIE33	AB8
		VSSAPCIE34	AB1
		VSSAPCIE35	AB7
		VSSAPCIE36	AC3
		VSSAPCIE37	AC4
		VSSAPCIE38	AE1
		VSSAPCIE39	AE4
		VSSAPCIE40	AE2
			AE14
			D11
			G8
			E14
			E15
			J15
			J12
			K14
			M11
			L15

<http://hobi-elektronika.net>

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AMD-RS880M_PWR&GD_(4/4)**


Size A3	Document Number	Rev
	Ansenal DJ1 AMD UMA	A00

Date: Thursday, May 13, 2010 Sheet 15 of 90

(Blanking)

<http://hobi-elektronika.net>


<Core Design>


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 16	of 90

(Blanking)



<http://hobi-elektronika.net>

<Core Design>




		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 17	of 90



Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30
 If SA0_DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32



Place these caps close to VTT1 and VTT2.



DDR3-204P-40-GP-U
62.10017.N11
62.10017.N61
H = 9.2mm

http://hobi-elektronika.net

«Core Design»

DELL Wistron Corporation
21F, 8th, Sec 1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **DDR3-SODIMM2**

Size: Document Number: **Ansenal DJ1 AMD UMA** Rev: **A00**

Date: Thursday, May 27, 2010 Sheet: 19 of 90

SSID = S.B

SB700 A12 : 71.SB8(Ch).M02



http://hobi-elektronika.net

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **SB820M_PCIE&PCI_1(1/5)**

Size: A3 Document Number: **Ansenal DJ1 AMD UMA** Rev: **A00**

Date: Thursday, May 27, 2010 Sheet 20 of 90

SSID = S.B

USB	
Pair	Device
0	USB1
1	USB3
2	USB2 (I/O Board)
3	RESERVED
4	WLAN
5	RESERVED
6	RESERVED
7	RESERVED
8	RESERVED
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	RESERVED
13	RESERVED



Strap Pin / define to use LPC or SPI ROM

Gbe Controller Not Enabled

EC Not Implemented


EC Not Implemented

<Core Design>



Title SB820M_USB&GPIO (2/5)		
Size Custom	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 27, 2010	Sheet 21	of 90

<http://hobi-elektronika.net>



PLACE SATA AC DECOUPLING CAPS CLOSE TO SB820M

Very Close to SB820


SPI ROM in KBC side

GPIO[150:128] are open drain GPIO pins where as GPIO160 is an open drain GPIO pin. These pins are not programmed to GPIO mode by default.


If use as GPIO, need to pull up to 1.8V_RUN

suggest not use HW monitor

MEM_1V5 51



SSID = S.B



WOL supported: Tied +3.3V_ALW
not supported: Tied +3.3V_RUN

WOL supported: Tied +1.1V_ALW
not supported: Tied +1.1V_RUN

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **SB820M_POWER&GND_(4/5)**

Size: Custom	Document Number: Ansenal DJ1 AMD UMA	Rev: A00
Date: Thursday, May 20, 2010	Sheet: 23	of 90


<http://hobi-elektronika.net>

SSID = S.B

REQUIRED STRAPS



DEBUG STRAPS



REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

	AZ_SDOUT#	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCLK_FWH (PCI_CLK4)	PCLK_KBC (LPCCLK0)	LPCCLK1	SB_GPO200 , SB_GPO199 ROM TYPE:
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC	DEFAULT CLKGEN ENABLED (Use Internal)	H, H = Reserved H, L = SPI ROM
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)	L, H = LPC ROM DEFAULT L, L = FWH ROM

Not Applicable to SB820M
but provision for pull-down is required.

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]

<Core Design>



Title SB820M_STRAPPING_(5/5)		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 27, 2010	Sheet 24 of 90	

(Blanking)

<http://hobi-elektronika.net>

<Core Design>




Title		
CPU (VCC CORE)		
Size	Document Number	Rev
	Ansenal DJ1 AMD UMA	A00
Date: Thursday, May 13, 2010	Sheet 25 of 90	1

(Blanking)

<http://hobi-elektronika.net>


<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
CPU (VCC_GFXCORE)		
Size	Document Number	Rev
	Ansenal DJ1 AMD UMA	A00
Date: Thursday, May 13, 2010	Sheet 26	of 90

(Blanking)

<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
CPU (VSS)		
Size	Document Number	Rev
	Ansenal DJ1 AMD UMA	A00
Date: Thursday, May 13, 2010	Sheet 27	of 90

(Blanking)

<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 28	of 90








(Blanking)

<http://hobi-elektronika.net>

<Core Design>



Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 29	of 90



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Audio Codec 92HD81B1**

Size: Custom Document Number
 Date: Thursday, May 27, 2010

Rev: **A00**


Customer: **Ansenal D.1 AMD UMA**

Sheet 30 of 90




(Blanking)

<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 31	of 90


SSID = SDIO



(Blanking)

<http://hobi-elektronika.net>


<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 33 of 90	1

(Blanking)

<http://hobi-elektronika.net>


<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 34	of 90

(Blanking)

<http://hobi-elektronika.net>


<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Ansenal DJ1 AMD UMA		Rev A00
Date: Thursday, May 13, 2010	Sheet	35	of 90

(Blanking)

<http://hobi-elektronika.net>


<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	Ansenal DJ1 AMD UMA	A00	
Date:	Thursday, May 13, 2010	Sheet	36 of 90


(Blanking)

<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 38	of 90

SSID = Thermal



2. System Sensor
 Layout notice :
 Both DN2 and DP2 routing
 10 mil trace width and 10 mil spacing.

3. HW T8 sensor
 Layout notice :
 Both DN3 and DP3 routing 10 mil
 trace width and 10 mil spacing.


GND = Channel 1
 OPEN = Channel 3
 +3.3V = Disabled

GND = Fan is OFF
 OPEN = Fan is at 60% full-scale
 +3.3V = Fan is at 75% full-scale

GND = Internal Oscillator Selected
 +3.3V = External 32.768kHz Clock Selected

TRIP SET Pin Voltage
 $V_DEGREE = ((Degree - 75) / 21)$

T8 shutdown is set 88 deg-C.



<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller EMC2102**


Size	Document Number	Rev
Custom	Ansenal DJ1 AMD UMA	A00

Date: Thursday, May 27, 2010 Sheet 39 of 90


(Blanking)

<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 40 of 90	1

SSID = Reset.Suspend



<http://hobi-elektronika.net>


<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title **Power On Logic**

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 27, 2010	Sheet 41 of 90	

SSID = Reset.Suspend




Run Power




Peak current: 6257.3mA (HD:1100 ODD:2500)
 Design current: 4380.11 mA
 11.6A
 Rds=14m ohm

Peak current: 5966mA
 Design current: 4177 mA
 11.6A
 Rds=14m ohm



Peak current: 1230mA
 Design current: 861 mA
 11.6A
 Rds=14m ohm



<http://hobi-elektronika.net>

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
			Title Power Plane Enable		
Size	Document Number		Date: Friday, May 28, 2010		
Custom	Ansenal DJ1 AMD UMA		Sheet 42 of 90		

(Blanking)

<http://hobi-elektronika.net>

<Core Design>




Title			
Reserved			
Size	Document Number	Rev	
A3	Ansenal DJ1 AMD UMA	A00	
Date:	Thursday, May 13, 2010	Sheet 43 of 90	1

(Blanking)

<http://hobi-elektronika.net>

<Core Design>


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 44 of 90	1

(Blanking)

<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 45 of 90	1



Design Current = 7.57A
11.89A<OCP>14.053A

Design Current = 7.3A
11.45A<OCP>16A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 3.3UH PCMC063T-3R3MN Cynotec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEPSLB20J107M(45) 8R 45mOhm 1.374Arms NEC_TOKIN/77.C1071.081
H/S: FDS8884 23mohm/30mOhm@4.5Vgs/ 84.08884.037
L/S: FDS6690AS 12mohm/15mOhm@4.5Vgs/ 84.06690.E37

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 2.2uH PCMC063T-2R2MN Cynotec 18mohm/20mohm Isat =14Arms 68.2R210.20B
O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEPSLB20J107M(45) 8R 45mOhm 1.374Arms NEC_TOKIN/77.C1071.081
H/S: FDS8884 23mohm/30mOhm@4.5Vgs/ 84.08884.037
L/S: FDS6690AS 12mohm/15mOhm@4.5Vgs/ 84.06690.E37

RT8205B (4_08205_A73):

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

EN0	Open	820k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

RT8205B (4_08205_B73):

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

TP851125

74_51125_073

RT8205BQW

74_08205_B73

<Core Design>

DELL Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8205B_5V/3D3V**

Size: A2 Document Number: **Anselnd DJ1 AMD UMA** Rev: **A00**

Date: Thursday, May 27, 2010 Sheet: 46 of 90

SSID = CPU.Regulator

ISL6265HRTZ-T for +VCC_CORE&+VDDNB

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 4.7uH PCMC063T-4R7M 35mohm Isat =10Arms CYNTEC/68.4R710.20D
O/P cap: 330U 2V EEPFSXD331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: VISHAY SI8412DN-T1-GE3/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037
L/S: VISHAY SI8412DN-T1-GE3/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037

+VDDNB
Design Current: 2.8A
Peak current: 4A
4.4A@CP-5.6A

+VCC_CORE
Design Current: 36A
39.6A@CP-54A

74.06265.B73


X01
06/11 modify
1.Change VFB1 Ver. from ISL6265BHT2 to ISL6265ABHT2

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36uH PCMC104T-R36MN1R05J CYNTEC DCR 1.05 (+5%~-5%) mohm
Isat =60Arms 68.R3610.20C
O/P cap: 330U 2V EEPFSXD331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: SiS406DN/ POWERPAK-8/ 11.5mOhm/14.5mOhm @4.5Vgs/ 84.00406.037
L/S: SiS402DN/ POWERPAK-8/ 6.4mOhm/8mohm@4.5Vgs/ 84.00402.037

<Core Design>




File: VREG : +VCC_CORE&+VDDNB			
Size: A2	Document Number: Anselan DJ1 AMD UMA	Rev: A00	
Date: Thursday, May 27, 2010	Sheet 47	of 90	



SSID = PWR.Plane.Regulator_+1.1V_RUN

RT9025 for +1.1V_ALW




<http://hobi-elektronika.net>

<Core Design>

			Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
RT9025_+1.1VALW					
Size	Document Number				Rev
A3	Ansenal DJ1 AMD UMA				A00
Date:	Thursday, May 27, 2010		Sheet	48	of 90

SSID = PWR.Plane.Regulator_1p5v0p75v



Design Current = 0.7A

Design Current = 9.44A
12.7A<OCP< 14.2A

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UHPCMC104T-1R5MN DCR:3.8/4.2mohm Isat =33Arms Cyntec/ 68.1R510.10J
 O/P cap: 220U 2V BEFCX0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
 H/S: FDS8880 9.6mohm/12mOhm@4.5Vgs/ 84.08880.037
 L/S: FDS6676AS 5.9mOhm/7.25mOhm@4.5Vgs/ 84.06676.A37

<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8207GQW +1.5V SUS**


Size: Document Number
 Customer: **Ansenal DJ1 AMD UMA** Rev: **X02**

Date: Thursday, May 27, 2010 Sheet 49 of 90

SSID = PWR.Plane.Regulator_VDDC

PWM TYPE	PR5001	PR5002
*RT8209E	10 ohm	4.7 ohm
TPS51117	300 ohm	0 ohm

*DEFAULT



Design Current =12.5A
13.8A-OCPP <17.5A

$$V_{out} = 0.75V * (R1 + R2) / R2$$

21,37,41,42,49,52,54 PM_SLP_S3#
37,41,47,51 IMVP_PWRGD

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UHPMCMC104T-1R5MN DCR:3.8/4.2mohm Isat =33Arms Cyntec/ 68.1R510.10
O/P cap: 330U 2.5V PSLV0E337M(15) 15mOhm 2.886Arms NEC_TOKIN/ 77.C3371.10L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

1020

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **RT8209 +1.1V RUN**

Size A3 Document Number **Ansenal DJ1 AMD UMA** Rev **A00**

Date: Thursday, May 27, 2010 Sheet 50 of 90

SSID = PWR.Plane.Regulator_VDDR

RT9025 for +VDDR



VDDR_SEL	+CPU_VDDR
H	1.05V
L	0.9V

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.




Title: **RT9025 +VDDR**

Size: A3	Document Number: Ansel DJ1 AMD UMA	Rev: A00
----------	------------------------------------	----------

Date: Thursday, May 27, 2010 Sheet 51 of 90

SSID = PWR.Plane.Regulator_lp8v

APL5930 for +1.8V_RUN



<http://hobi-elektronika.net>

<Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **APL5930 +1.8V RUN**

Size: A3	Document Number: Ansenal DJ1 AMD UMA	Rev: A00
Date: Thursday, May 27, 2010	Sheet 52 of 90	

SSID = PWR.Plane.Regulator_2p5v

RT9013-25PB for +2.5V_RUN



<http://hobi-elektronika.net>

<Core Design>




Title **VREG : +CPU_VDDR&+2.5V_RUN**

Size	Document Number	Rev
Custom	Ansenal DJ1 AMD UMA	A00




Date: Thursday, May 13, 2010 Sheet 53 of 90

SSID = VIDEO

LVDS CONNECTOR




20.F1093.040
20.F1289.040




SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER



<Core Design>









Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD/Inverter Connector**
 Size A3, Document Number: **Anselan DJ1 AMD UMA**, Rev: **A00**
 Date: Thursday, May 27, 2010, Sheet 54 of 90

SSID = VIDEO

Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



<http://hobi-elektronika.net>

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**


Size: Document Number: **Anseln DJ1 AMD UMA** Rev: **A00**

Date: Thursday, May 27, 2010 Sheet 55 of 90

(Blanking)

<http://hobi-elektronika.net>


<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 56 of 90	1


(Blanking)

<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
HDMI (Reserved)		
Size	Document Number	Rev
A3	Ansenal DJ1 AMD UMA	A00
Date: Thursday, May 13, 2010	Sheet 57 of 90	1

Fan Connector




<http://hobi-elektronika.net>

<Core Design>




Title ITP/Fan Connector		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 27, 2010	Sheet 58 of 90	

SATA HDD Connector



ODD Connector

X01




<http://hobi-elektronika.net>

<Core Design>


DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD/ODD			
Size	Document Number	Rev	
A3	Ansel DJ1 AMD UMA	A00	
Date: Thursday, May 27, 2010		Sheet	90

SSID = AUDIO


Speaker Connector




LINE1 OUT



MIC IN



Internal Microphone



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title
Audio Jack

Size A3	Document Number Ansenal DJ1 AMD UMA	Rev X02
Date: Thursday, May 27, 2010	Sheet 60 of 90	

(Blanking)


<http://hobi-elektronika.net>

<Core Design>


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	Ansenal DJ1 AMD UMA	A00	
Date:	Thursday, May 13, 2010	Sheet	61 of 90

SSID = Flash.ROM

SPI FLASH ROM (16M bits) for KBC



SSID = RBATT



<http://hobi-elektronika.net>

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Flash/RTC


Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 27, 2010	Sheet 62	of 90

SSID = USB







IO Board USB Power




Right USB Power



X01



22.10254.451
22.10321.A21



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB**

Size: Document Number: **Ansenal DJ1 AMD UMA** Rev: **A00**

Date: Thursday, May 27, 2010 Sheet 63 of 90

(Blanking)

<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		MINICARD
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 64 of 90	

(Blanking)


<http://hobi-elektronika.net>

<Core Design>




Title			
Reserved			
Size	Document Number	Rev	
A3	Ansenal DJ1 AMD UMA	A00	
Date:	Thursday, May 13, 2010	Sheet 65	of 90


Battery LED



BREATHE PWR LED (Front)



HDD LED



<http://hobi-elektronika.net>

<Core Design>




Title		
LED		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 27, 2010	Sheet 66	of 90

(Blanking)


<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 67 of 90	1

SSID = KBC


Internal Keyboard Connector



20.K0259.030
20.K0421.030

SSID = Touch.Pad

TouchPad Connector




20.K0320.004
20.K0382.004

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**


Size: A3	Document Number: Ansenal DJ1 AMD UMA	Rev: A00
Date: Thursday, May 27, 2010	Sheet: 68 of 90	



<http://hobi-elektronika.net>

<Core Design>

DELL		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Hall Sensor			
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00	
Date: Thursday, May 27, 2010	Sheet 69	of 90	






<http://hobi-elektronika.net>

<Core Design>

DELL		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reserved			
Size A3	Document Number Ansenal DJ1 AMD UMA	Date: Thursday, May 27, 2010	Rev A00
		Sheet 70 of 90	1

SSID = SDIO

SD/XD/MS Card Reader



<http://hobi-elektronika.net>

<Core Design>



Title CARD Reader CONN		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 27, 2010	Sheet 71	of 90

(Blanking)

<http://hobi-elektronika.net>


<Core Design>



Title		
RESERVED		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 72 of 90	1

SSID = User.Interface

Bluetooth Module conn.



20.F0987.014

<http://hobi-elektronika.net>

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Bluetooth**

Size: A3	Document Number: Ansenal DJ1 AMD UMA	Rev: A00
Date: Thursday, May 27, 2010	Sheet: 73 of 90	

(Blanking)

<http://hobi-elektronika.net>


<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	Ansenal DJ1 AMD UMA	A00	
Date:	Thursday, May 13, 2010	Sheet	74 of 90


(Blanking)

<http://hobi-elektronika.net>

<Core Design>


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 75 of 90	1

SSID = PWR.Support



<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title IO Board Connector	
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00	
Date: Thursday, May 27, 2010	Sheet 76	of 90	

(Blanking)

<http://hobi-elektronika.net>

<Core Design>



Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 77 of 90	1


(Blanking)

<http://hobi-elektronika.net>

<Core Design>


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 78 of 90	1

EMI Request



SSID = Mechanical

<http://hobi-elektronika.net>



X02 remove HBT1 stand off
3/25

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsinchu 300, Taiwan, R.O.C.

UNUSED PARTS/EMI Capacitors
Anselm D11 AMD UMA

Title	Size	Document Number	Rev
	A3		A00
Date	Thursday, May 13, 2010	Sheet	79 of 90

(Blanking)

<http://hobi-elektronika.net>

<Core Design>



Title		
VGA PCIE(1/4)		
Size	Document Number	Rev
A3	Ansenal DJ1 AMD UMA	A00
Date: Thursday, May 13, 2010	Sheet 80 of	90

(Blanking)


<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		VGA LVDS/TV/CRT(2/4)	
Size	Document Number	Rev	
A3	Ansenal DJ1 AMD UMA	A00	
Date:	Thursday, May 13, 2010	Sheet	81 of 90

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
VGA POWER/GND(3/4)		
Size	Document Number	Rev
A3	Ansenal DJ1 AMD UMA	A00
Date: Thursday, May 13, 2010	Sheet 82 of	90

(Blanking)

<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
VGA MEMORY/STRAPS(4/4)		
Size	Document Number	Rev
A3	Ansenal DJ1 AMD UMA	A00
Date: Thursday, May 13, 2010		Sheet 83 of 90

(Blanking)

<http://hobi-elektronika.net>

<Core Design>




Title		
GPU-VRAM (1/2)		
Size	Document Number	Rev
A3	Ansenal DJ1 AMD UMA	A00
Date: Thursday, May 13, 2010	Sheet 84 of	90

(Blanking)

<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
GPU-VRAM (2/2)		
Size	Document Number	Rev
A3	Ansenal DJ1 AMD UMA	A00
Date: Thursday, May 13, 2010	Sheet 85 of 90	1

(Blanking)

<http://hobi-elektronika.net>


<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
TPS51117 +VCC GFXCORE		
Size	Document Number	Rev
A3	Ansenal DJ1 AMD UMA	A00
Date: Thursday, May 13, 2010	Sheet 86 of	90

(Blanking)

<http://hobi-elektronika.net>


<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
APL5930 +1.1V RUN		
Size	Document Number	Rev
A3	Ansenal DJ1 AMD UMA	A00
Date: Thursday, May 13, 2010	Sheet 87 of	90

(Blanking)


<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		Reserved
Size A3	Document Number Ansenal DJ1 AMD UMA	Rev A00
Date: Thursday, May 13, 2010	Sheet 88 of 90	1

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
	X01	1	10	change RN1006 pull-up power plane from +1.5V_RUN to +1.5V_SUS	avoid leakage in S3	EE
		2	20	RN2002 replace to 22R	NE_REFCLK votlage level too high	EE
		3	20	R2009 move to PCI_CLK3, change DF1 clk from PCLK_FWH to PCI_CLK3	PCLK_FWH in internal CLKGEN only support 14MHz DF1 clk need 33MHz	EE
		4	37	pop R3729 & depop R3733	MB version ID	EE
		5	37	reserve U3703, pop R6207 and depop R6201	avioding SPI ROM data loss	EE
		6	46	pop PR4619 & depop PR4618	modify operating mode for+15V_ALW voltage	EE
		7	37,10	add Q1005, pop R1039 and R1040	CPU PROCHOT connect from EC through a level shift allow EC to force CPU enter HTC state when power budge over the limit in DOS mode.	EE
		8	42	C4201, C4203 to 100pF	For power sequence	EE
		9	20	C2011, C2012 to 18pF	vendor measure feedback value	EE
		10	48	Add PR4812 PU +3.3V_ALW	For +1.1V_ALW rising issue	EE
		11	18	Change TC1801 to 330uF, 2V tolerance.	Implement common part for 1.5V power rail.	EE
		12	13 10	remove R1329,R1330 and add RN1302 remove R1323,R1324 and add RNL303 remove RN1007 and change RN1003 to 1K8P	Combine resistor	EE
		13	55 60 63 68 73	arrange CRT conn. AFTP arrange SPKR, MIC, JACK conn. AFTP arrange USB conn. AFTP arrange KB, TP conn. AFTP arrange BT conn. AFTP	Sink with DJ1 CP	EE
		14	20	R2020 to RN2009	For SIV report LPC_LAD bus rising time fail	EE
		15	37	Add C3724, R3757	To set accurate current in EC.	EE
		16	10	Reserve R1041 for CPU_R_LDT_PWRGD	reseve POWOK level for 6265 IC	EE
		17	47	PR4732 and PR4750 to small size	power team request	power
		18	20	Del D2001	solve PLTRST# signal rising time too slow	EE
		19	41	Dummy D4103 and exchange IMVP and VDDC_PWRGD signal	For SB_PWRGD shutdown drop	EE
		20	47	Reserve PC4739, PC4740, PC4741,PC4742	Reserve for FB noise	EE
		21	79	Reserve EC7941	EMI request	EMI
		22	21	Reserve C2105	Reserve for SIO_RCIN# noise	EE
		23	47	PR4727 from 10ohm to 0 ohm	power team request	power
		24	64	DEL R6302,R6303, add EL6301 DEL R6304,R6305, add EL6302	EMI request	


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Change History			
Title	Document Number	Rev	
Size	Custom	Ansenal DJ1 AMD UMA	A00
Date:	Thursday, May 13, 2010	Sheet	89 of 90

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
		25	60	EC6007 and EC6008 from 100p to 0.01uF	codec vendor suggestion	EE
		26	37	R3737 from 0R to 33R	for SPI_CLK over and under shoot	EE
		27		PL4701,PL4703,PL4601,PL4602,PL5001,PL4901	Add glue for choke pad	power
		28	55	L5502,L5503 bead to 10ohm	for SIV CRT G, B report fail	EE
		29	42	C4202,C4204, C4208 to 4.7uF	For sequence	EE
	X02	1	50	Change PR5010 from 4.2KR to 8.25KR	Avoid +1.1V_RUN OCP	power
		2	69	Change HSC1 from 74.06781.07B(AKE) to 74.05711.07B(SEKIO)	Avoid AKE and SEKIO footprint not match	EE
		3	20	Exchange Lan & Wlan signal	For lan loop	EE
		4	37	Add one 2N7002 to pull low PSID_EC	For RCID function	EE
		5	37	Change KBC GPI81 from NE_VDDR_EN to KBC_RCID	For RCID function	EE
		6	79	Remove HBT1 stand off	For ME request	ME
		7	37	Change PCB version from X01 to X02	For version change	EE
		8	37	Remove NE_VDD_EN signal	For GPIO change	EE
	A00	1	60	Change RTC1 from 62.70001.011 to 62.70001.051	For CE request	CE
		2	60	Change MICIN1 from 22.10133.K31 to 22.10133.K71	For ME request	ME
		3	37	Add R3729 to pull high PCB_VER0	For MB VERSION ID change	EE
		4	63	Change EL6301 and EL6302 from 68.02012.201 to 69.10087.011	Add second source	EE
		5	49	PR4905 PWR change from +3.3V_ALW to +3.3V_RUN	PWR saving	EE
		6	39	Dummy D3901 paste R3915	For Fan	EE
		7		short PAD R1329 R2304 R3014 R3017 R3020 R3002 R3003 R3004 R1342	PSE request	EE
		8		short PAD R2303 R3732 R3751 R3757 R3906 R6203 R6205	PSE request	EE
		9		short PAD PR4616 PR4619 PR4620 PR4706 PR4709 PR4712 PR4719 PR4729 PR4730 PR4733 PR4734 PR4903 PR4910 PR5016	PSE request	EE
		10		short PAD R1316 R1317 R1323 R1324 R1325 R2305 R2308 R2306 R3744 R3904 R3910 R5412	PSE request	EE

<http://hobi-elektronika.net>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Change History			
Title	Document Number	Rev	
Size	Custom	Ansenal DJ1 AMD UMA	A00
Date: Friday, May 28, 2010	Sheet 90	of	90