

GM5(B) Pacino Intel Discrete & UMA Block Diagram

VER : B2A











Table of Contents




PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Penryn
5-10	Cantiga
11-14	ICH9M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
18-24	VGA
25	HDMI
26	LCD connector
27	CRT
28	Card reader PCI interface
29	Card reader & 1394
30	Express card & card reader conn.
31	SIO
32	Flash/RTC
33	WWAN/WPAN
34	WLAN
35	USB port
36	SATA HDD & ODD
37	TP/KB/MB/CIR
38	switch/LED
39	FAN/Thermal
40-41	Audio/CONN.
42-43	Docking Conn/Q-Switch
44	System Reset Circuit
45-46	Screw hole & Charger
47	Blank page
48	1.05VCCP & 1.5VRUN
49	1.8VSUS & 0.9VTT
50	VGA power circuit
51	CPU_ISL6266 (2phase)
52	D/D ISL6237 3.3V/5V
53	RUN Power Switch
54	DCIN,Batt
55	EMI CAP
56	SMBUS BLOCK
57-58	Power statu & Block diagram

Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,26,32,34,48,49,50,51,52,55	MAIN POWER		S0-S5
+RTC_CELL	+3.0V~+3.3V	11,14,31,32	RTC		S0-S5
+3.3V_ALW	+3.3V	3,13,26,31,32,34,36,37,38,44,46,49,52,53,54	8051 POWER	ALWON	S0-S5
+5V_ALW	+5V	35,36,46,48,49,52,53,54	LCD/CHARGE POWER	ALWON	S0-S5
+15V_ALW	+15V	26,36,37,52,53	LARGE POWER	+5V_ALW	S0-S5
+3.3V_LAN	+3.3V	42,43	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,38,50,51,53	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,20,30,37,38,43,48,49,50,51,53	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,48,49,50,53,55	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,49,53	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,20,25,27,36,37,38,39,40,41,53	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	6,8,9,11,12,13,14,15,17,19,20,22,25,26,27,28,30,33,34,36,38,39,40,41,42,53,55	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V	19,20,21,22,23,24,25,38,53	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,30,33,34,48,53,55	CANTIGA/ICH8 POWER	1.5V_RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,37,48,55	CPU/CANTIGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.5V	4,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN#	
+5V_HDD	+5V	36	HDD Power	HDDC_EN#	
+5V_ALW2	+5V	37,38,52,53	LED power source	LDO output	



GND PLANE	PAGE	DESCRIPTION
 8731AGND	46	
 AGND_0.9V	49	
 AGND_DC/DC	52	
 AGND_DC2	48	
 AGND_DDR	49	
 AGND_ISL6260	51	
 GND	ALL	





FSB	BCLK	BSEL2	BSEL1	BSEL0
667	166	0	1	1
800	200	0	1	0
1066	266	0	0	0

Populate ITP700Flex for bringup



ITP disable guidelines







Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 5%	VTT	Within 2.0" of the ITP
TRST#	680 ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 5%	GND	Within 2.0" of the ITP
TDO	Open	VTT	Within 2.0" of the ITP
ITP_EN	R268 Depop	+3VRUN	Close to CK410M Pin8


QUANTA COMPUTER









Title: Penryn Processor (HOST BUS)






Size: Document Number GMS Rev B2A

Date: Wednesday, June 25, 2008 Sheet 3 of 62













**QUANTA
COMPUTER**
 Title: Cantiga (HOST)
 Size: Document Number GM5 Rev B2A
 Date: Wednesday, June 25, 2008 Sheet 7 of 62

2-22 JM +1.8V_SUS

Added for ST recommend.



2600mA



UMA: Places R721, R726 to 10 ohm.
Dis: Please R721, R726 to 0 ohm.

U45G


- VCC SM**
- VCC_SM_1
 - VCC_SM_2
 - VCC_SM_3
 - VCC_SM_4
 - VCC_SM_5
 - VCC_SM_6
 - VCC_SM_7
 - VCC_SM_8
 - VCC_SM_9
 - VCC_SM_10
 - VCC_SM_11
 - VCC_SM_12
 - VCC_SM_13
 - VCC_SM_14
 - VCC_SM_15
 - VCC_SM_16
 - VCC_SM_17
 - VCC_SM_18
 - VCC_SM_19
 - VCC_SM_20
 - VCC_SM_21
 - VCC_SM_22
 - VCC_SM_23
 - VCC_SM_24
 - VCC_SM_25
 - VCC_SM_26
 - VCC_SM_27
 - VCC_SM_28
 - VCC_SM_29
 - VCC_SM_30
 - VCC_SM_31
 - VCC_SM_32
 - VCC_SM_33
 - VCC_SM_34
 - VCC_SM_35
 - VCC_SM_36/NC
 - VCC_SM_37/NC
 - VCC_SM_38/NC
 - VCC_SM_39/NC
 - VCC_SM_40/NC
 - VCC_SM_41/NC
 - VCC_SM_42/NC

- VCC GFX NCTF**
- VCC_AXG_1
 - VCC_AXG_2
 - VCC_AXG_3
 - VCC_AXG_4
 - VCC_AXG_5
 - VCC_AXG_6
 - VCC_AXG_7
 - VCC_AXG_8
 - VCC_AXG_9
 - VCC_AXG_10
 - VCC_AXG_11
 - VCC_AXG_12
 - VCC_AXG_13
 - VCC_AXG_14
 - VCC_AXG_15
 - VCC_AXG_16
 - VCC_AXG_17
 - VCC_AXG_18
 - VCC_AXG_19
 - VCC_AXG_20
 - VCC_AXG_21
 - VCC_AXG_22
 - VCC_AXG_23
 - VCC_AXG_24
 - VCC_AXG_25
 - VCC_AXG_26
 - VCC_AXG_27
 - VCC_AXG_28
 - VCC_AXG_29
 - VCC_AXG_30
 - VCC_AXG_31
 - VCC_AXG_32
 - VCC_AXG_33
 - VCC_AXG_34
 - VCC_AXG_35
 - VCC_AXG_36
 - VCC_AXG_37
 - VCC_AXG_38
 - VCC_AXG_39
 - VCC_AXG_40
 - VCC_AXG_41
 - VCC_AXG_42





- VCC GFX**
- Y26
 - AE25
 - AA25
 - AE24
 - AC24
 - AA24
 - Y24
 - AE23
 - AC23
 - AB23
 - AA23
 - AJ21
 - AG21
 - AE21
 - AC21
 - AA21
 - Y21
 - AH20
 - AE20
 - AC20
 - AB20
 - AA20
 - T17
 - T16
 - AM15
 - AL15
 - AE15
 - AJ15
 - AH15
 - AG15
 - AF15
 - AB15
 - AA15
 - Y15
 - U15
 - AN14
 - AM14
 - U14
 - T14

- VCC SM LF**
- VCC_SM_LF1
 - VCC_SM_LF2
 - VCC_SM_LF3
 - VCC_SM_LF4
 - VCC_SM_LF5
 - VCC_SM_LF6
 - VCC_SM_LF7

- VCC_AXG_NCTF_1
- VCC_AXG_NCTF_2
- VCC_AXG_NCTF_3
- VCC_AXG_NCTF_4
- VCC_AXG_NCTF_5
- VCC_AXG_NCTF_6
- VCC_AXG_NCTF_7
- VCC_AXG_NCTF_8
- VCC_AXG_NCTF_9
- VCC_AXG_NCTF_10
- VCC_AXG_NCTF_11
- VCC_AXG_NCTF_12
- VCC_AXG_NCTF_13
- VCC_AXG_NCTF_14
- VCC_AXG_NCTF_15
- VCC_AXG_NCTF_16
- VCC_AXG_NCTF_17
- VCC_AXG_NCTF_18
- VCC_AXG_NCTF_19
- VCC_AXG_NCTF_20
- VCC_AXG_NCTF_21
- VCC_AXG_NCTF_22
- VCC_AXG_NCTF_23
- VCC_AXG_NCTF_24
- VCC_AXG_NCTF_25
- VCC_AXG_NCTF_26
- VCC_AXG_NCTF_27
- VCC_AXG_NCTF_28
- VCC_AXG_NCTF_29
- VCC_AXG_NCTF_30
- VCC_AXG_NCTF_31
- VCC_AXG_NCTF_32
- VCC_AXG_NCTF_33
- VCC_AXG_NCTF_34
- VCC_AXG_NCTF_35
- VCC_AXG_NCTF_36
- VCC_AXG_NCTF_37
- VCC_AXG_NCTF_38
- VCC_AXG_NCTF_39
- VCC_AXG_NCTF_40
- VCC_AXG_NCTF_41
- VCC_AXG_NCTF_42
- VCC_AXG_NCTF_43
- VCC_AXG_NCTF_44
- VCC_AXG_NCTF_45
- VCC_AXG_NCTF_46
- VCC_AXG_NCTF_47
- VCC_AXG_NCTF_48
- VCC_AXG_NCTF_49
- VCC_AXG_NCTF_50
- VCC_AXG_NCTF_51
- VCC_AXG_NCTF_52
- VCC_AXG_NCTF_53
- VCC_AXG_NCTF_54
- VCC_AXG_NCTF_55
- VCC_AXG_NCTF_56
- VCC_AXG_NCTF_57
- VCC_AXG_NCTF_58
- VCC_AXG_NCTF_59
- VCC_AXG_NCTF_60



- AV44
- BA37
- AM40
- AV21
- AY5
- AM10
- BB13



U45F


- VCC_1
- VCC_2
- VCC_3
- VCC_4
- VCC_5
- VCC_6
- VCC_7
- VCC_8
- VCC_9
- VCC_10
- VCC_11
- VCC_12
- VCC_13
- VCC_14
- VCC_15
- VCC_16
- VCC_17
- VCC_18
- VCC_19
- VCC_20
- VCC_21
- VCC_22
- VCC_23
- VCC_24
- VCC_25
- VCC_26
- VCC_27
- VCC_28
- VCC_29
- VCC_30
- VCC_31
- VCC_32
- VCC_33
- VCC_34
- VCC_35

VCC CORE


VCC NCTF

- VCC_NCTF_1
- VCC_NCTF_2
- VCC_NCTF_3
- VCC_NCTF_4
- VCC_NCTF_5
- VCC_NCTF_6
- VCC_NCTF_7
- VCC_NCTF_8
- VCC_NCTF_9
- VCC_NCTF_10
- VCC_NCTF_11
- VCC_NCTF_12
- VCC_NCTF_13
- VCC_NCTF_14
- VCC_NCTF_15
- VCC_NCTF_16
- VCC_NCTF_17
- VCC_NCTF_18
- VCC_NCTF_19
- VCC_NCTF_20
- VCC_NCTF_21
- VCC_NCTF_22
- VCC_NCTF_23
- VCC_NCTF_24
- VCC_NCTF_25
- VCC_NCTF_26
- VCC_NCTF_27
- VCC_NCTF_28
- VCC_NCTF_29
- VCC_NCTF_30
- VCC_NCTF_31
- VCC_NCTF_32
- VCC_NCTF_33
- VCC_NCTF_34
- VCC_NCTF_35
- VCC_NCTF_36
- VCC_NCTF_37
- VCC_NCTF_38
- VCC_NCTF_39
- VCC_NCTF_40
- VCC_NCTF_41
- VCC_NCTF_42
- VCC_NCTF_43
- VCC_NCTF_44


- AM32
- AL32
- AK32
- AJ32
- AH32
- AG32
- AE32
- AC32
- AA32
- Y32
- U32
- AM30
- AL30
- AK30
- AJ30
- AH30
- AG30
- AE30
- AC30
- AA30
- Y30
- U30
- AM29
- AL29
- AK29
- AJ29
- AH29
- AG29
- AE29
- AC29
- AA29
- Y29
- U29
- AM28
- AL28
- AK28
- AJ28
- AH28
- AG28
- AE28
- AC28
- AA28
- Y28
- U28
- AM26
- AL26
- AK26
- AJ26
- AH26
- AG26
- AE26
- AC26
- AA26
- Y26
- U26
- AM24
- AL24
- AK24
- AJ24
- AH24
- AG24
- AE24
- AC24
- AA24
- Y24
- U24



Title Cantiga (HOST)		
Size	Document Number GM5	Rev B2A
Date:	Wednesday, June 25, 2008	Sheet 8 of 62



VSS






VSS

VSS NCTF

VSS SCB

NC












ICH9M Internal VR Enable Strap
(Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)


ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)
--------------	---

ICH9M LAN100 SLP Strap
(Internal VR for VccLAN1.05 and VccCL1.05)


ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)
----------------	---



Place all series terms close to ICH9 except for SDIN input lines, which should be close to source. Placement of R603, R600, R607 & R612 should equal distance to the T split trace point as R604, R599, R606 & R608 respective. Basically, keep the same distance from T for all series termination resistors.


















Distance between the ICH-9 M and cap on the "P" signal should be identical distance between the ICH-9 M and cap on the "N" signal for same pair.



XOR Chain Entrance Strap

ICH RSVD	HDA SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1





QUANTA COMPUTER


Title: ICH9-M (PM,GPIO,SMB,CL)

Size: GM5	Document Number: GM5	Rev: B2A
-----------	----------------------	----------

Date: Wednesday, June 25, 2008 Sheet 13 of 62

MASTER

SLAVE





QUANTA COMPUTER

Title: DDR2_SO-DIMM (200P) X 2

Size	Document Number	Rev
GMS		B2A

Date: Wednesday, June 25, 2008 Sheet 15 of 62






**QUANTA
COMPUTER**

Title: **DDR2 RES. ARRAY**


Size	Document Number GM5	Rev B2A
------	------------------------	------------

Date: Wednesday, June 25, 2008 Sheet 16 of 62




Add capacitor pads for improving WWAN.



CLK_LPC_DEBUG FOR DEBUG
NEED POP RESISTOR




CK505 QFN64



Smbus address D2

These are for backdrive issue.

to ATI VGA



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

27M_SEL

27M_SEL (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1 = Disc. GRFX down	SRCT0	SRCC0	27Mout	27MSSout



6 PCIE_MTX_GRX_P0..15] 
 6 PCIE_MTX_GRX_N0..15] 

6 PCIE_MRX_GTX_P0..15] 
 6 PCIE_MRX_GTX_N0..15] 

U43A

PART 1 OF 7

P
C
I
-
E
X
P
R
E
S
S
I
N
T
E
R
F
A
C
E

PCIE_MTX_GRX_P0	AH33	PCIE_RX0P	PCIE_TX0P	AG31	PCIE_MRX_GTX_C_P0
PCIE_MTX_GRX_N0	AJ33	PCIE_RX0N	PCIE_TX0N	AG30	PCIE_MRX_GTX_C_N0
PCIE_MTX_GRX_P1	AH35	PCIE_RX1P	PCIE_TX1P	AF31	PCIE_MRX_GTX_C_P1
PCIE_MTX_GRX_N1	AJ34	PCIE_RX1N	PCIE_TX1N	AF30	PCIE_MRX_GTX_C_N1
PCIE_MTX_GRX_P2	AH36	PCIE_RX2P	PCIE_TX2P	AF28	PCIE_MRX_GTX_C_P2
PCIE_MTX_GRX_N2	AJ34	PCIE_RX2N	PCIE_TX2N	AF27	PCIE_MRX_GTX_C_N2
PCIE_MTX_GRX_P3	AG35	PCIE_RX3P	PCIE_TX3P	AD31	PCIE_MRX_GTX_C_P3
PCIE_MTX_GRX_N3	AG34	PCIE_RX3N	PCIE_TX3N	AD30	PCIE_MRX_GTX_C_N3
PCIE_MTX_GRX_P4	AE33	PCIE_RX4P	PCIE_TX4P	AD28	PCIE_MRX_GTX_C_P4
PCIE_MTX_GRX_N4	AE33	PCIE_RX4N	PCIE_TX4N	AD27	PCIE_MRX_GTX_C_N4
PCIE_MTX_GRX_P5	AE36	PCIE_RX5P	PCIE_TX5P	AB31	PCIE_MRX_GTX_C_P5
PCIE_MTX_GRX_N5	AE34	PCIE_RX5N	PCIE_TX5N	AB30	PCIE_MRX_GTX_C_N5
PCIE_MTX_GRX_P6	AD35	PCIE_RX6P	PCIE_TX6P	AB28	PCIE_MRX_GTX_C_P6
PCIE_MTX_GRX_N6	AD34	PCIE_RX6N	PCIE_TX6N	AB27	PCIE_MRX_GTX_C_N6
PCIE_MTX_GRX_P7	AC35	PCIE_RX7P	PCIE_TX7P	AA31	PCIE_MRX_GTX_C_P7
PCIE_MTX_GRX_N7	AC34	PCIE_RX7N	PCIE_TX7N	AA30	PCIE_MRX_GTX_C_N7
PCIE_MTX_GRX_P8	AB33	PCIE_RX8P	PCIE_TX8P	AA28	PCIE_MRX_GTX_C_P8
PCIE_MTX_GRX_N8	AA33	PCIE_RX8N	PCIE_TX8N	AA27	PCIE_MRX_GTX_C_N8
PCIE_MTX_GRX_P9	AA35	PCIE_RX9P	PCIE_TX9P	W31	PCIE_MRX_GTX_C_P9
PCIE_MTX_GRX_N9	AA34	PCIE_RX9N	PCIE_TX9N	W30	PCIE_MRX_GTX_C_N9
PCIE_MTX_GRX_P10	Y35	PCIE_RX10P	PCIE_TX10P	W28	PCIE_MRX_GTX_C_P10
PCIE_MTX_GRX_N10	Y34	PCIE_RX10N	PCIE_TX10N	W27	PCIE_MRX_GTX_C_N10
PCIE_MTX_GRX_P11	W35	PCIE_RX11P	PCIE_TX11P	V31	PCIE_MRX_GTX_C_P11
PCIE_MTX_GRX_N11	W34	PCIE_RX11N	PCIE_TX11N	V30	PCIE_MRX_GTX_C_N11
PCIE_MTX_GRX_P12	V33	PCIE_RX12P	PCIE_TX12P	V28	PCIE_MRX_GTX_C_P12
PCIE_MTX_GRX_N12	U33	PCIE_RX12N	PCIE_TX12N	V27	PCIE_MRX_GTX_C_N12
PCIE_MTX_GRX_P13	U35	PCIE_RX13P	PCIE_TX13P	U31	PCIE_MRX_GTX_C_P13
PCIE_MTX_GRX_N13	U34	PCIE_RX13N	PCIE_TX13N	U30	PCIE_MRX_GTX_C_N13
PCIE_MTX_GRX_P14	T35	PCIE_RX14P	PCIE_TX14P	U28	PCIE_MRX_GTX_C_P14
PCIE_MTX_GRX_N14	T34	PCIE_RX14N	PCIE_TX14N	U27	PCIE_MRX_GTX_C_N14
PCIE_MTX_GRX_P15	R35	PCIE_RX15P	PCIE_TX15P	R31	PCIE_MRX_GTX_C_P15
PCIE_MTX_GRX_N15	R34	PCIE_RX15N	PCIE_TX15N	R30	PCIE_MRX_GTX_C_N15

17 CLK_PCIE_VGA
 17 CLK_PCIE_VGA#

13 PLTRST_DELAY#

AJ31
 AJ30

AK35
 AK34

AM32

PCIE_REFCLKP
 PCIE_REFCLKN

SN Bus

NC_SMB_DATA
 NC_SMBCLK


PERSTB

Calibration

PCIE_CALRN







PCIE_CALRP

NC_DRAM_0
 NC_DRAM_1
 NC_AC_BATT
 NC_FAN_TACH





M86ME-LP_DIS


PCIE_MRX_GTX_P0	C213	0.1U_D06	PCIE_MRX_GTX_C_P0
PCIE_MRX_GTX_P1	C231	0.1U_D06	PCIE_MRX_GTX_C_P1
PCIE_MRX_GTX_P2	C233	0.1U_D06	PCIE_MRX_GTX_C_P2
PCIE_MRX_GTX_P3	C211	0.1U_D06	PCIE_MRX_GTX_C_P3
PCIE_MRX_GTX_P4	C230	0.1U_D06	PCIE_MRX_GTX_C_P4
PCIE_MRX_GTX_P5	C210	0.1U_D06	PCIE_MRX_GTX_C_P5
PCIE_MRX_GTX_P6	C208	0.1U_D06	PCIE_MRX_GTX_C_P6
PCIE_MRX_GTX_P7	C227	0.1U_D06	PCIE_MRX_GTX_C_P7
PCIE_MRX_GTX_P8	C206	0.1U_D06	PCIE_MRX_GTX_C_P8
PCIE_MRX_GTX_P9	C226	0.1U_D06	PCIE_MRX_GTX_C_P9
PCIE_MRX_GTX_P10	C224	0.1U_D06	PCIE_MRX_GTX_C_P10
PCIE_MRX_GTX_P11	C204	0.1U_D06	PCIE_MRX_GTX_C_P11
PCIE_MRX_GTX_P12	C220	0.1U_D06	PCIE_MRX_GTX_C_P12
PCIE_MRX_GTX_P13	C222	0.1U_D06	PCIE_MRX_GTX_C_P13
PCIE_MRX_GTX_P14	C200	0.1U_D06	PCIE_MRX_GTX_C_P14
PCIE_MRX_GTX_P15	C201	0.1U_D06	PCIE_MRX_GTX_C_P15
PCIE_MRX_GTX_N0	C214	0.1U_D06	PCIE_MRX_GTX_C_N0
PCIE_MRX_GTX_N1	C232	0.1U_D06	PCIE_MRX_GTX_C_N1
PCIE_MRX_GTX_N2	C234	0.1U_D06	PCIE_MRX_GTX_C_N2
PCIE_MRX_GTX_N3	C212	0.1U_D06	PCIE_MRX_GTX_C_N3
PCIE_MRX_GTX_N4	C229	0.1U_D06	PCIE_MRX_GTX_C_N4
PCIE_MRX_GTX_N5	C209	0.1U_D06	PCIE_MRX_GTX_C_N5
PCIE_MRX_GTX_N6	C207	0.1U_D06	PCIE_MRX_GTX_C_N6
PCIE_MRX_GTX_N7	C228	0.1U_D06	PCIE_MRX_GTX_C_N7
PCIE_MRX_GTX_N8	C205	0.1U_D06	PCIE_MRX_GTX_C_N8
PCIE_MRX_GTX_N9	C225	0.1U_D06	PCIE_MRX_GTX_C_N9
PCIE_MRX_GTX_N10	C223	0.1U_D06	PCIE_MRX_GTX_C_N10
PCIE_MRX_GTX_N11	C203	0.1U_D06	PCIE_MRX_GTX_C_N11
PCIE_MRX_GTX_N12	C219	0.1U_D06	PCIE_MRX_GTX_C_N12
PCIE_MRX_GTX_N13	C221	0.1U_D06	PCIE_MRX_GTX_C_N13
PCIE_MRX_GTX_N14	C199	0.1U_D06	PCIE_MRX_GTX_C_N14
PCIE_MRX_GTX_N15	C202	0.1U_D06	PCIE_MRX_GTX_C_N15




PLACE ALL DECOUPLING AS CLOSE TO ASIC AS POSSIBLE




GDDR2 16MX16 MEMORY




GDDR2 16MX16 MEMORY






EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB

SCLZ/SDAZ Low-level Input/output Voltage
 CFG1:CFG0=0:0 VIL:-0.4V VOL:0.6V (Default)
 CFG1:CFG0=0:1 VIL:-0.36V VOL:0.55V
 CFG1:CFG0=1:0 VIL:-0.44V VOL:0.65V
 CFG1:CFG0=1:1 VIL:-0.36V VOL:0.6V






Place RP56 close to Q108, Q109.




If UMA need HDMI SMBUS level shift circuit, Q108 & Q109 & R86 & R92 need change to '_DU_' and R106 changed to '_UMA_' and RP56 change to '_UNC_' and R76 & R80 value same as DIS.




Pop for ATI Graphic




Delete EMI ESD IC for EMI asked
 HDMI signals link to CONN directly.











GFX_PWR_SRC layout note:
40 mil trace for tube type
45 mil for white LED type
65 mil for RGB LED type



FOR ATI&UMA DIFFERENT LVDS PATH















Layout Note:
Setting R,G,B treak
impedance to 50 ohm.

Place near
U24,U25 <
200 mil

Place near JVG1 connector <
200 mil



Title CRT&TV CONN		
Size GM5	Document Number GM5	Rev B2A
Date: Wednesday, June 25, 2008	Sheet 27	of 62







QUANTA COMPUTER



Title: 8 IN 1 CONTROLLER

Size: Document Number GM5 Rev B2A


Date: Wednesday, June 25, 2008 Sheet 28 of 62





*TPA0P/TPA0N,TPB0P/TPB0N pair trace : As close as possible.
 *TPA0P/TPA0N,TPB0P/TPB0N pair trace : Same length electrically.
 *Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).



Express Card











Please the cap near connector.






PCI-Express TX and RX direct to connector.

+1.5V_CARD Max. 650mA, Average 500mA.
+3V_CARD Max. 1300mA, Average 1000mA.



8 IN1 CARD READER
































**QUANTA
COMPUTER**

Title: ExpressCard/SmartCard

Size	Document Number	Rev
	GM5	B2A

Date: Wednesday, June 25, 2008 Sheet 30 of 62



CHIPSET_ID1 (KSO18)	BID1	BID0	GM3B (UMA)	GM3 (Dis)
0	0	0	SSI (X00)	SSI (X00)
0	0	1	PT (X01)	PT (X01)
0	1	0	ST (X02)	ST (X02)
0	1	1	QT (A00)	QT (A00)
0	0	0	(A01)	(A01)
0	0	1		





QUANTA COMPUTER

Title: Ultra I/O Controller ITE 8512





Size: Document Number: GM3 Rev B2A

Date: Thursday, June 26, 2008 Sheet 31 of 62

MiniCard Robson, UWB connector





MiniCard WWAN connector







layout note: 10 mil trace and 20 mil space for SIM card and UIM_PWR use 20mil

Place as close as possible to WWAN connector


MiniCard WLAN connector



Support for WoW





Title WLAN		
Size GM5	Document Number GM5	Rev B2A
Date: Wednesday, June 25, 2008	Sheet 34	of 62





Modify X01-23, X02-16

Place ESD diodes as close as possible to USB connector.





Each channel is 1A

Place one 150uF cap by each USB connector.




Modify X01-23, X02-16

Place ESD diodes as close as possible to USB connector.



Each channel is 1A




Place one 150uF cap by each USB connector.



USB + E-SATA

Modify X02-12


E-SATA Re-driver









File: External USB		
Size: Document Number	Rev: B2A	
GM5		
Date: Wednesday, June 25, 2008	Sheet: 35	of: 62

SATA Connector.



Second HDD



Master



ODD Connector











QUANTA COMPUTER


File: SATA (HDD&CD_ROM)

Size	Document Number	Rev
	GMC	B2A


Date: Wednesday, June 26, 2008 Sheet 36 of 62




HDD activity LED.




WLAN




BT / UWB LED




Power & Suspend.




Battery status.




Sniffer LED




Sniffer Switch




Sniffer Switch ON/OFF








Power Switch




Biometric









Title		
SWITCH, KEYBOARD & LED		
Size	Document Number	Rev
GM5		B2A
Date:	Wednesday, June 25, 2008	Sheet 38 of 62

















GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



INTERNAL SPEAKER AMP






AZALIA (HD) CODEC




QUANTA COMPUTER

Title: Azelia CODEC		
Size: GM5	Document Number: GM5	Rev: B2A
Date: Wednesday, June 25, 2008	Sheet: 40	of 62

Headphone Jack Stereo MIC Jack



Layout Note:
Place close to CODEC.







+3.3V_CCD trace width
use 25 mils


**QUANTA
COMPUTER**

Title: AUDIO CONN		
Size: GMS	Document Number: GMS	Rev: B2A
Date: Wednesday, June 25, 2008	Sheet: 41	of 62

TRANSFORM



RJ-45 Connector







**QUANTA
COMPUTER**

Title: LAN SWITCH

Size	Document Number GM5	Rev B2A
------	------------------------	------------

Date: Wednesday, June 25, 2008 Sheet 43 of 62




**QUANTA
COMPUTER**


Title: System Reset Circuit

Size	Document Number GM5	Rev B2A
------	------------------------	------------

Date: Wednesday, June 25, 2008 Sheet 44 of 62



 QUANTA COMPUTER		
Title: Battery Selector		
Size: GM3	Document Number:	Rev: B2A
Date: Wednesday, June 25, 2008	Sheet: 45	of 62



Max Charging current setting 4.7A

TABLE 1

ADAPTER (W)	TRIP CURRENT (A)	PR152	PR157	PR153	PR154
65	3.17	57.6K	13K	105	N/A
90	4.43	51.1K	17.8K	348	33.2K
130	6.43	32.4K	20.5K	100	27.4K
150	7.43	30.9K	24.9K	432	88.7K
200	9.75	19.1K	28K	301	36.5K
230	11.28 (see note3)	32.4K	6.49K	115	N/A

Note 1: PR96 is populated if ADAPT_TRIP_SEL is used to program for the next lower adaptor.
 ADAPT_TRIP_SET is floating for the higher adaptor, grounded for the lower adaptor.

Note 2: 24.9K at PR96 allows the 65W adaptor setting to switch down to 45W.

Note 3: PR35 must be 5mOhms instead of 10mOhms for the 230W adaptor.

QUANTA COMPUTER


Title: Charger (SL88731)


Size	Document Number	Rev
	GM5	B2A

Date: Wednesday, June 25, 2008 Sheet 46 of 62

For GPRS immunity place PC41 & PC39 as close to the IC as possible

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

 QUANTA COMPUTER		
Title		
Size	Document Number GM5	Rev B2A
Date:	Wednesday, June 25, 2008	Sheet 47 of 62




+1.05V_VCCP(UMA)
 TDC : 12.1A
 OCP : 17.2A
 Iout_ripple current : 2.605A

+1.05V_VCCP(DIS)
 TDC : 7A
 OCP : 10A
 Iout_ripple current : 2.459A

Frequency=300KHz

	UMA(12.1A)	Discrete(7A)
PQ32	FDS8880_NL (BAM88800012)	FDS8878 (BAM88780020)
PQ33	FDMS8672S (BAM86720000)	FDS6680AS (BAM66800061)
PL7	SIL105RA-1R3 (CV-13E0MZ00)	SIL104R-1R5PF (DC-15A00010)
PR161	11K/F (CS31102FB11)	10K/F (CS31002FB26)



Max current(TDC)->2.06A

$$V_{out} = 0.8(1 + R1/R2) = 1.5V$$


QUANTA COMPUTER

Title _____

Size Document Number Rev
 GMS _____ B2A


Date: Wednesday, June 25, 2008 Sheet 48 of 62

	UMA(10.25A)	Discrete(15.6A)
PQ35	FDS8880_NL (BAM88800012)	FDS6298 (BAM62980005)
PQ34	PHK28NQ03LT (BAM28030Z12)	FDMS8672S (BAM86720000)
PR172	10.5K/F/0603 (CS31053F909)	13.3K/F/0603 (CS31333F919)




+1.8V_SUS(DIS)
TDC : 15.6A
OCp : 22.4A
lout_ripple current : 4.896A

+1.8V_SUS(UMA)
TDC : 10.25A
OCp : 14.9A
lout_ripple current : 4.868A



Frequency=400KHz

(Note 1) Current Limiting Setting :
 $R_{trip}(Kohm)=100*(I_{ocp}-0.5*I_{ripple})*R_{ds(on)}$



+VCC_GFX_CORE
TDC : 13A
OCp : 15A
Iout_ripple current : 3.9432A

Frequency: 300K

TON	OPEN	REF
Frequency	300K	450K

**"for the 128MB sku: No
 Stuff PR44 for the 256MB
 sku: Stuff PR44".**

ILIM	$I_{ovp} = (2 * (R_b / (R_a + R_b)) * 0.1 * (1 / R_{DS(on)}) + (I_{\Delta} / 2))$
SKIP#	AVDD = Low-noise, forced-PWM mode. GND = Pulse-skipping operation.
OVP/UVFP	The overvoltage limit is 116% of Vout. The undervoltage limit is 70% of Vout.


GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	+VCC_GFX_CORE
LOW	LOW	0.9V
HIGH	LOW	0.95V
HIGH	HIGH	1.1V

QUANTA COMPUTER

Title: VGA DC/DC

Size: Document Number GMS Rev B2A

Date: Wednesday, June 25, 2008 Sheet 50 of 62



ISL6262A

Close to Phase 1 Inductor







Parallel

Close to Phase 1 Inductor



QUANTA COMPUTER

Title: CPU_Core_2Phase (ISL6266)

Size: GMS	Document Number: GMS	Rev: B2A
Date: Wednesday, June 25, 2008	Sheet: 51	of: 62



Reserve discharge path





**QUANTA
COMPUTER**

Title: RUN POWER SW

Size: GM5	Document Number: GM5	Rev: B2A
-----------	----------------------	----------



Date: Wednesday, June 25, 2008 Sheet 53 of 62



Title DCIN,BATT CONNECTOR		
Size	Document Number GM5	Rev B2A
Date:	Wednesday, June 25, 2008	Sheet 54 of 62

Reserved for EMI.

Stitching caps



Page 26
SATA (HDD&CD_ROM)

Page 27
PCCARD /CONN

Page 31
SIO(MEC5025)

Page 38
Azelia CODEC

Page 40
LAN(BCM5755M)

Page 48
1.5VRUN,1.05V(VTT)




Page 49
1.25V,1.8V,0.9V

Page 51
CPU_MAX8786(3phase)

Page 52
D/D Power



Title		
EMI CAP		
Size	Document Number	Rev
	GM5	B2A
Date:	Wednesday, June 25, 2008	Sheet 55 of 62



POWER STATES

State \ Signal	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH					
S3 (Suspend to RAM) / M1	LOW	HIGH	HIGH					
S4 (Suspend to DISK) / M1	LOW	HIGH	HIGH					
S5 (SOFT OFF) / M1	LOW	HIGH	LOW					
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH					
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH					
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW					

PM TABLE

State \ power plane	+3.3V_ALW +3.3V_RTC_LDO +3.3V_WLAN +5V_ALW +15V_ALW	+1.8V_SUS +1.8V_LOM +3.3V_LAN +3.3V_SUS +5V_SUS	+0.9V_DDR_VTT +1.05V_VCCP +1.25V_RUN +1.5V_CARD +1.5V_RUN +3.3V_CARD +3.3V_CARDAUX +3.3V_R5C832 +3.3V_RUN	+3.3V_RUN_CARD +2.5V_RUN +5V_MOD +5V_RUN +5V_SPK_AMP +CPU_PWR_SRC +VCC_CORE +VDDA	+DC_IN +DC_IN_SS +PWR_SRC +RTC_CELL
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	OFF	ON
S5 S4/AC	ON	OFF	OFF	OFF	ON
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	ON

PCI TABLE


PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
R5C833	AD17	REQ#0 / GNT#0	PIRQB: 1394 PIEQD: Card reader

ICH9-M	USB PORT#	DESTINATION
	0	Side pair Top / left
	1	Side pair bottom / left
	2	Side pair top/right(DB)
	3	Side pair Bot right(DB)
	4	WLAN
	5	Mini Card (WWAN)
	6	Mini Card (WPAN)
	7	Express Card
	8	USB W/ E-SATA port
	9	Reserved
	10	Biometric
ECE 5011	1	None
	2	None
	3	None
	4	None

PCI EXPRESS	DESTINATION
Lane 1	MINI CARD-1 WWAN
Lane 2	MINI CARD-2 WLAN
Lane 3	MINI CARD-3 WPAN
Lane 4	Express Card
Lane 5	None
Lane 6	None

GM3 Power Design Block Diagram

2007/09/06



Model	Item	Page	Date	Rev.	Description
Pacino MV of Intel	1	25	6/6 2008		Change L64, L66, L70, L71, L72 to CXCG900U00.
	2	43	6/6 2008		Change L80 to D9F9XLAN01.
	3	09	6/6 2008		Change D28 to BC01OK45004.
	4	46	6/6 2008		Change PQ4, PQ24 to BAMA4835001.
	5	53	6/6 2008		Change PQ17 to BAMA466102.
	6	25	6/11 2008		Reserve R999, R1000, R1001, R1002, C4945, C4946, C4947, C4948 for EM solution.
	7	6	6/11 2008		Change R187,R213 pull high to x3_3V_RUN to solve backdrive in S3.
	8	14	6/11 2008		Change C957 from CH2220KMJ1 to CH7101MMB2
	9	48	6/11 2008		Change PC169 from CH733KM826 to CH722KMTB00
	10	54	6/11 2008		Change JBAT1 from DFHD09MR013 to DFHD09MR019
	11	11-14	6/11 2008		Change U48 from AJQP220T05 to AJQ2T100T01
	12	35	6/11 2008		Change JUSB1 from DFH04FR126 to DFH511FR016
	13	4,8,9	6/11 2008		Change C96, C188, C243, C438 to CH7101MMB2
	14	40	6/11 2008		Change J3 from DFHD04MR040 to DFVFD4FR001
	15	38	6/11 2008		Change SW1 from DHL5S12P03 to DHL5S12P01
	16	35	6/11 2008		Change L17, L20, L50 from CXSGQ2T1001 to DC09004A014
	17	50	6/11 2008		Change PQ1 from BAM00350000 to BAMA48350024
	18	21,46, 46,49	6/11 2008		NC PC131, PC129, PC129, PC197, PC34 depended on internal notice.
	19	25	6/11 2008		Change U13 to UMA part.
	20		6/11 2008		Delete reserved 0-ohm resistors: R192, R193, R206, R144, R145, R181, R248, R197, R198, R198, R189, R173, R195, R177, R208, R174, R196, R178, R215, R201, R176, R200, R179, R202, R175, R199, R180, R653, R152, R154, R140, R165, R238, R851, R717, R716, R341, R235, R236, R239, R210, R212, R245, R846, R847, R140, R848, R730, R842, R815, R871, R778, R769, R718, R864, R847, R865, R863, R705, R701, R700, R694, R148, R142, R77, R81, R75, R182, R195, R804, R787, R768, R683, R437, R547, R576, R575, R579, R428, R424, R422, R420, R423, R646, RPR14, PR4, PR6, PR9?
	21	42	6/12 2008		Change R325 to 39K-ohm and R311 to 20K-ohm for LAN chip, BCM5784M.
	22	48	6/12 2008		Change PC32 & PG33 subsystem ID to PWR.Plane.Regulator, 1p05v1p0v.
	23	46, 48	6/12 2008		Change PL3 to CV-5855T204 & PL7 to DC-15A00002.
	24	48	6/12 2008		Populate PC187 by power's request.
	25	14	6/12 2008		Change U53 to DELL_PSL_LDO part and schematic
	26	40	6/12 2008		Change Audio codec U31 to revision C1, AL79C1X0B03 for ST built.
	27	25	6/13 2008		For HDMI pre-req item, ESD/CEC Capacitance, add low-Capacitance MOSs on SMBUS between HDMI connector and PIVDPH11LSZDE.
	28	6/13 2008	6/13 2008		Change C98, C98E, C987, C438, C188, C243, C435, C599, C383, C957 to 220uF CAP220, CH722KMTB00
	29	28	6/13 2008		Depopulate R819, because R5C833 don't need PMIE.
	30	31	6/13 2008		Change the BD to ST stage.
	31	31	6/13 2008		Change L87, L86, L91, L20, L17, L50, L46 to CXCG900U00.
	32	38	6/13 2008		Change SW1 to DHL5S12P03
	33	41, 52	6/13 2008		Delete reserved 0-ohm resistors R826 and PR02.
	34	52	6/13 2008		Reserve a CAP PC200 for gith reducing of TEMP_FAIL.
	35	33	6/17 2008		Change C655 to 100uF CAP, CH7101MMB800.
	36	19, 52	6/18 2010		DELL's request on thermal detect pin
	37	50	6/19 2010		Change PR119 to CS32433P15(6603), PR116 to CS386CF90A(6603), PR118 to CS4337R301(0402), R120 to CS1695P10(0603), PR18 to CS411CF90B(0402), PR188 to CS2002F801(0402) to meet GPU core voltage step: 0.9V, 0.95V and 1.1V.
	38	3,4	6/23 2009		Change CPU socket(L42) PIN to DGT*6000001(Foxconn)
	39	3	6/23 2009		NC R116 for H_RESET# glitch.
	40	25	6/24 2009		Fine-tune the emphasis and the equalization of HDMI. 1. Pull OC2, OC2 to high and Pull OC1, OC3 to low. 2. Pull EC1, 1 to low and pull EQ_0 to high.
	41	15	6/24 2009		Change JDM1 to H4.5.6mm connector, DGMK0000015 and JDM2 to H=10.1mm connector, DGMK0000016.
	42	31	6/26 2009		NC R601, R704 and populate R593 for activating platform reset signal.

Model	Item	Page	Date	Rev.	Description
<i>Pacino MV of Intel</i>					



**QUANTA
COMPUTER**

Title		
A00 change list		
Size	Document Number	Rev
GMS		B2A
Date:	Wednesday, June 25, 2008	Sheet 62 of 62