


Mar.7 '03

Pebble Qual Build

91.42Y01.001

02203-SE



Vcc_core: 0.7~1.708V @32A
 Vccp:1.05V @3A
 Vcc_GMCH:1.2V @1.65A
 Vcc_mem:2.5V @1.2A + 2*SO-DIMM

1.05V/1.2V
MAX1715
 VCC_IO:1.05V @3A
 Vcc_GMCH:1.2V @1.65A P.38

CPU CORE POWER
SC1476 Ver. A2
 Vcc_core: 0.7~1.708V @32A
 P.36

DDR 2.5V/1.25V
SC1486
 VCC_mem:2.5V @1.2A+2*SO-DIMM
 P.37

3V/5V/12V
MAX1632
 P.35

1.5V/1.8V
MAX1644/MAX1792
 500mA
 P.38

CHARGER
MAX1645B
 INPUT +DC_IN OUTPUT BATT+ +RTC_PWR
 P.39

DELL-Wistron confidential

- 01.BLOCK DIAGRAM
- 02.TABLE OF CONTENT
- 03.CLOCK GENERATOR
- 04.CPU
- 05.CPU CONFIGURATION
- 06.MAX6654 & ITP & FAN
- 07.GMCH (1/3)
- 08.GMCH (2/3)
- 09.GMCH (3/3)
- 10.S-VIDEO/DVI
- 11.LCD / INVERTER & CRT CONN
- 12.DDR SOCKET
- 13.DDR SERIAL/TERMINATOR RESISTOR
- 14.DDR DECOUPLING CAP
- 15.ICH-4M (1/3)
- 16.ICH-4M (2/3)
- 17.ICH-4M (3/3)
- 18.GIGABIT LAN
- 19.HDD & MDC CONN.
- 20.CARDBUS CONTROLLER
- 21.CARDBUS & 1394 CONNECTOR & POWER SWITCH
- 22.USB POWER SWITCH & CONN
- 23.MINIPCI CONN
- 24.AUDIO CODEC
- 25.AUDIO AMP & JACK
- 26.D DOCK BUFFERS
- 27.D DOCK
- 28.SIO (1/2)
- 29.SIO (2/2)
- 30.BIOS
- 31.TOUCHPAD, KB ,BLUETOOTH CONN, IR
- 32.LED & BUTTON CONN
- 33.POWER PLANE ENABLES
- 34.POWER-ON RESET LOGIC
- 35.DCDC 3V/5V
- 36.CPU VCORE-IMVP4 SC1476
- 37.DDR 2.5V/1.25V & RTC & BIRIDGE BATTERY
- 38.VCC_IO,1.2V, 1.5V, 1.8V
- 39.CHARGER
- 40.HOLES & GND PADS

- CG_* : CPU GTL+
- CC_* : CPU CMOS
- M_* : MEMORY BUS
- G_* : AGP BUS
- P_* : PCI BUS
- HL_* : HUB LINK I/F
- LPC_* : LPC I/F
- ICH_AC_* : AC'97 LINK I/F
- IDE_* : IDE BUS

PCI TABLE

DEVICE	IDSEL	IRQ	REQ# / GNT#	DREQ/DGNT
PCMCIA PCI7510	AD17	PIROD# PIRQC#	REQB# / GNTB#	REQ#1 / GNT#1
LAN Broadcom BCM5705M	AD16	PIRQC#		REQ4# / GNT4#
MINIPCI SLOT	AD19	PIROB# PIROD#		REQ3# / GNT3#
D-DOCK	AD24	PIRQB#		REQ0# / GNT0#

Montania to Montania+ changes

- 1.Changed VR resistor to generate 1.35V for MGM+ core(R529,R530)
- 2.Changed R112 from 27.4 to 37.4 Ohm (changes HLZCOMP for MGM+)
- 3.Put R612,R613,R614 1K ohm
- 4.Need Changed PSWING,HLVREF for MGM+ if use MGM core
(For Pebble don't need change because we use +1.5VRUN)
- 5.Layour meet DDR333 require
(For Pebble already done)

- +DC_IN +DC_IN 27,37,39
- DOCK_DC_IN DOCK_DC_IN 27
- PWR_SRC PWR_SRC 11,22,27,33,35,36,37,38,39
- DOCK_PWR_SRC DOCK_PWR_SRC 27
- VCC_IO VCC_IO 4,5,6,7,9,16,17,33,38
- VCC_CORE VCC_CORE 5,33,36
- +1.5VRUN +1.5VRUN 4,7,8,9,10,11,15,17,33
- +1.8VRUN +1.8VRUN 4,33,38
- +1.2VRUN +1.2VRUN 7,9,38

- +3VRUN +3VRUN 3,4,6,8,9,10,11,12,15,16,17,18,19,23,24,26,28,29,31,32,33,34,36,38,40
- +3VSUS +3VSUS 6,11,15,16,17,18,19,20,21,23,25,27,31,33,34,37,38,40
- +3VALW +3VALW 16,25,27,28,29,30,34,40
- +3.3VRTC +3.3VRTC 16,28,34,37
- +5VRUN +5VRUN 6,8,10,11,17,19,23,26,29,31,32,33,34,36,37,40

- +5VSUS +5VSUS 6,11,17,21,22,24,25,31,32,33,34,35,37,38,40
- +5VALW +5VALW 11,27,28,32,33,34,39
- +5V_QDOCK +5V_QDOCK 26
- +3VAUX_LAN +3VAUX_LAN 18,23,33
- +1.2VAUX_LAN +1.2VAUX_LAN 18
- +2.5VAUX_LAN +2.5VAUX_LAN 18,27
- BATT+ BATT+ 39
- +5VHDD +5VHDD 19,33

- LCDVDD LCDVDD 11

- AC97_5V AC97_5V 19
- AC97_3V AC97_3V 19
- CRT_VCC CRT_VCC 11
- CBS_VCC CBS_VCC 20,21
- CBS_VPP CBS_VPP 21
- CBS_VCCF CBS_VCCF 21
- +1.25VRUN +1.25VRUN 13,14,33,37
- +2.5VSUS +2.5VSUS 6,7,9,12,14,33,37
- ICH_VBIAS ICH_VBIAS 16
- VCC_RTC VCC_RTC 16
- +RTCSRC +RTCSRC 37
- +RTC_PWR +RTC_PWR 34,35,37,39,40

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
Table of Content		
Size A3	Document Number PEBBLE--02203	Rev SD
Date: Monday, February 24, 2003		
Sheet 2		of 40






Host Freq. Setting

FS1/0 = 00 66MHz
 FS1/0 = 01 100MHz
 FS1/0 = 10 200MHz
 FS1/0 = 11 133MHz

FS2 = 0 unbuffer mode (disable 66MHz-IN)
 FS2 = 1 buffer mode

Mult0 = 0 Rr=221,Iref=5mA =>Vswing=1.0V@50ohm
 Mult0 = 1 Rr=475,Iref=2.32mA =>Vswing=0.7V@50ohm

CPU & MEMORY Freq. Selection




CK-408

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Clock GEN.**

Size: A3 Document Number: **PEBBLE--02203** Rev: SD



Date: Thursday, March 13, 2003 Sheet: 3 of 40





Layout note:
 COMP0 and COMP2 need to be Zo=27.4ohm traces.
 COMP1 and COMP3 should be routed asx Zo=55ohm,
 traces shorter than 0.5".







Place these two resistors near pin AE7, AF6







POWER



VTTFF	V29	C202	1	2	SCD1U10V2MX-1
VTTFF	M29	C170	1	2	SCD1U10V2MX-1
VTTFF	H29	C150	1	2	SCD1U10V2MX-1
VTTFF	A24	C134	1	2	SCD1U10V2MX-1
VTTFF	A22	C133	1	2	SCD1U10V2MX-1
VTTFF	AB29				
VTTFF	Y29				
VTTFF	K29				
VTTFF	F29				
VTTFF	A26				
VTTFF	V22				
VTTFF	T22				
VTTFF	P22				
VTTFF	M22				
VTTFF	H22				
VTTFF	U21				
VTTFF	R21				
VTTFF	N21				
VTTFF	L21				
VTTFF	H20				
VTTFF	A20				
VTTFF	J19				
VTTFF	H18				
VTTFF	A18				
VTTFF	H16				
VTTFF	G15				


This two cap should connect to VSSADAC first then to GND

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Montara (3 of 3)**

Size: A3 | Document Number: **PEBBLE--02203** | Rev: SD

Date: Thursday, March 13, 2003 | Sheet: 9 of 40



Address : 76H

H/W Setting:

CH7009A Address

AS
High 0X75
Low 0X76

NTSC or PAL

GPIO0
High NTSC
Low PAL

DVI or TV out


GPIO1
High DVI
Low TV

Note:
Place R126 close to pin35.
Place R127 close to pin19.
Connect R126 and R127's
AGND to pin34

Note:
Place BC81 and BC82 close to CH7009A
and X1

Layout note:

- 1.route TV out signals trace $Z_0=75\Omega$.
- 2.each GND pin should connect directly to its respective decoupling cap GND lead, then connected to the GND plane.



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **S-VIDEO/DVI**

Size: A3 Document Number: **PEBBLE--02203** Rev: SD


Date: Thursday, March 13, 2003 Sheet 10 of 40

Ferrite bead impedance:
22ohm@100MHZ

CRT



Layout Note:
Must be a ground return path for
CRT_R, CRT_G, CRT_B
check list 0.70 said Tie to GND??



LCD/INVERTER CONN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD INVERTER & CRT CONN.**

Size: A3 Document Number: **PEBBLE--02203** Rev: SD


Date: Thursday, March 13, 2003 Sheet 11 of 40

SERIES DAMPING

PLACE RNs CLOSE TO DM0, < 0.75"

STRICT EQUAL LENGTH

LIMITATION WITH DQS, CB PINS




PARALLEL TERMINATION


PULL HIGH STUBS < 0.8", Command < 0.25", PLACE

RPs CLOSE TO DM1 NO EQUAL LENGTH

LIMITATION




Control signals use Topology 2





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
DDR Serial/Terminator Resistor		
Size	Document Number	Rev
A3	PEBBLE--02203	SD
Date:	Thursday, March 13, 2003	Sheet 13 of 40




PLACE ONE 0.1 and ONE 0.01 CAP CLOSE TO EVERY 4
 PULL-UP TERMINATION RESISTORS, CRB-P13
 DATA (64) +ADD (13) +DQS (9) +CB (8) +CMD (13) =107
 0.1UF 0402 X7R 59X










PLACE CAPS BETWEEN AND NEAR DDR SKTS
 PLACE EACH 0.1UF CAP CLOSE TO POWER
 PIN



Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
DDR Decoupling CPA		
Size	Document Number	Rev
A3	PEBBLE--02203	SD
Date:	Thursday, March 13, 2003	Sheet 14 of 40



BID3	BID2	BID1	BID0	Board Rev.
0	0	0	0	NFF
0	0	0	1	X00
0	0	1	1	X01
0	1	0	1	X02
0	1	1	0	X03
0	1	1	1	???



ICH4 Integrated Pull-up and Pull-down Resistors
ICH4 EDS 10429 4.2

EE_DIN, EE_DOUT, PME#, PWRBTN#	ICH4 internal 20K pull-ups
GNT[B:A]#/GNT[5]#/GPIO[17:16], LAD[3:0]#/FWH[3:0]#, LDRQ[1:0],	ICH4 internal 10K pull-ups
LAN_RXD[2:0]	ICH4 internal 20K pull-downs
AC_BITCLK, AC_RST#, AC_SDIN[2:0], AC_SDOUT, AC_SYNC, DPRSLPVR, SPKR	ICH4 internal 15K pull-downs
USB[5:0][P,N]	ICH4 internal 11.5K pull-downs
PDD[7]/SDD[7], PDDREQ / SDDREQ	ICH4 internal 100K pull-downs
LANCLK	ICH4 internal 100K pull-downs

ICH4 IDE Integrated Series Termination Resistors

PDD[15:0], SDD[15:0], PDIOW#, SDIOW#, PDIOR#, PDIOW#, PDREQ, SDREQ, PDDACK#, SDDACK#, PIORDY, SIORDY, PDA[2:0], SDA[2:0], PDCS1#, SDSC1#, PDCS3#, SDSC3#, IRQ14, IRQ15,	approximately 33 ohm
---	----------------------


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH4-M (1 of 3)**

Size: A3 Document Number: **PEBBLE--02203** Rev: SE

Date: Thursday, March 13, 2003 Sheet: 15 of 40


3.3VRUN	22uF*2, 0.1uF*9	0.1uF*6	A1, A4, H1, T1, AC10, AC18
1.5VRUN	100uF*1, 22uF*1, 0.1uF*4	0.1uF*2	K23, C23
3.3VSUS	22uF*1, 0.1uF*4	0.1uF*2	A22, AC5
1.5VSUS	10uF*1, 0.1uF*3	0.1uF*2	A16, AC1
1.8VRUN	22uF*1, 0.1uF*2	0.1uF*2	T23, N23
VCC_IO	1uF*1, 0.1uF*2	0.1uF*1	AA23
3.3VLAN	22uF*1, 4.7uF*1, 0.1uF*2	0.1uF*2	E9, F9
1.5VLAN	22uF*1, 0.1uF*2	0.1uF*2	E6, F7
VCCPLL	0.1uF*1, 0.01uF*1	0.1uF*1	C22
VCC5REF		0.1uF*1	E7
VCC5REFSUS		0.1uF*1	A16
VCCRTC		0.1uF*1	AB5
	Intel ERB Ver.0.5 p17	Intel MGM Checklist Ver.0.7 p41	




緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wuj Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
ICH4-M (3 of 3)		
Size	Document Number	Rev
A3	PEBBLE--02203	SD
Date:	Thursday, March 13, 2003	Sheet 17 of 40

Modem Connector





HDD & SMART CARD CONNECTOR




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDD & MDC CONN.		
Size	Document Number	Rev
A3	PEBBLE--02203	SD
Date:	Thursday, March 13, 2003	Sheet 19 of 40

Power switch





1394 conn.



NS
 CLK for 32-bit
 Cardbus PC
 Card I/F
 Clock termination
 close to CONN

Smart Card



To Smart card conn.
 (Through HDD conn.)


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title
CARDBUS CONNECTOR & POWER SWITCH

Size A3 Document Number **PEBBLE--02203** Rev SD

Date: Thursday, March 13, 2003 Sheet 21 of 40

TO D DOCK




ICH4 provides an output driver impedance of 45 Ohm and integrates 15K Ohm Pull-down R

*SE


USB Port#	Destination
0	
1	BlueTooth
2	
3	Power USB
4	Rear
5	D-Dock

USB Common mode choke
MURATA PLW3216S900SQ2





USB4

USB Common mode choke
MURATA PLW3216S900SQ2




NS
ESD suppressor
Place near
CN9&10

Dual USB switch for USB0/Power USB




POWER USB

USB Common mode choke
MURATA PLW3216S900SQ2




SB



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB CONNECTOR		
Size	Document Number	Rev
A3	PEBBLE--02203	SE
Date:	Thursday, March 13, 2003	Sheet 22 of 40

MINIPCI SLOT



MINIPCI SPEC.

Pin#	Signal	Pin#	Signal
101	GND	102	GND
103	AC_SYNC	104	M66EN
105	AC_SDATA_INA	106	AC_SDATA_OUT
107	AC_BIT_CLK	108	AC_SDATA_INB
109	AC_PRIMARY#	110	AC_RESET#
111	MOD_AUDIO_MON	112	RESERVED
113	AUDIO_GND	114	GND
115	SYS_AUDIO_OUT	116	SYS_AUDIO_IN
117	SYS_AUDIO_OUT_GND	118	SYS_AUDIO_IN_GND
119	AUDIO_GND	120	AUDIO_GND
121	VCC5A	122	MPCIACT#
		124	3.3VAUX



POWER REQUIREMENT TOTAL = 2W
 +5VRUN = 100 mA
 +3VAUX = 375 mA_{MPMAX}

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Mini-PCI CONNECTOR**



Size: A3 Document Number: **PEBBLE--02203** Rev: SD

Date: Thursday, March 13, 2003 Sheet: 23 of 40





GAIN0	GAIN1	AV
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

AUDIO OP S.C.



EXT MIC JACK





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **AUDIO (2 of 2) --Phone Jack**

Size: A3 Document Number: **PEBBLE--02203** Rev: SD

Date: Thursday, March 13, 2003 Sheet: 25 of 40




D-DOCK Q' SW




Dock on sequence

- * BIOS requests through SMB to connect to PCI bus in the dock
- * D-dock state machine generates REQ 0
- * ICH4 generates GNT0
- * Notebook waits for next Idle bus cycle (IORDY# and FRAME#)
- * DOCK_QWNS_PCI is generated
- * on rising edge of PCI clock REQ0 is deasserted and DOCK_PCI_EN# is asserted
- * now Q-switch is enabled and PCI goes through to the dock
- * D-dock reports connection through SMB
- * re-enumeration is done by BIOS









緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



SMBUS ADDRESS :
DOCK/APR Microprocessor --74H
DOCK USB/IDE Interface (FX2)
--72H


LAYOUT NOTES:
 Terminators should be as close as possible to dock connector pins.
 Keep traces as short as possible.






PS/2 I/F Pull-ups

KSO_17 and KSI0 for i button
 KSO_17 and KSI6 for Audio_Mute# button
 KSO_17 and KSI4 for Volum Up button
 KSO_17 and KSI5 for Volum down button



Macallen standard part need it, also used to reset BIOS. but special part can remove it.

8Mbit(1M Byte),No PLCC type




ST: M29W008AB-90 "72.29008.C09"

MXIC: 29LV008BTC-90 "72.29008.B09"

SMBus address A2

User Password



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BIOS

Size
A4

Document Number

PEBBLE--02203

Rev
SD


Date: Thursday, March 13, 2003

Sheet 30


of

40


KB CONN




*SD: for EMI




FIR




Bluetooth Module conn.



TOUCHPAD CONN



SERIAL PORT







緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **T/P,KB Connector & IrDA**

Size: A3 Document Number: **PEBBLE--02203** Rev: SD



Date: Thursday, March 13, 2003 Sheet 31 of 40




LED & BUTTON BD CONN






緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LED Button FPC Connector			
Size	Document Number	Rev	
A3	PEBBLE--02203	SD	
Date: Thursday, March 13, 2003		Sheet 32	of 40





2.5V/1.25V DDR



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR 2.5V & 1.25V**

Size: A3 Document Number: **PEBBLE--02203** Rev: SD

Date: Thursday, March 13, 2003 Sheet: 37 of 40


Impedance measurement coupon

Trace length >= 4 inches


Trace width / Spacing = 5 / 5 mil----45 ohm




Trace width / Spacing = 4 / 5 mil----55 ohm




USB Diff. pair Twidth/Tspacing = 4/5 mil----90 ohm




Diff. pair for LVDS, LAN
Twidth/Tspacing = 4/8 mil----100 ohm












I394 Diff. pair Twidth/Tspacing = 4/10 mil----110 ohm



Host CLK signal Trace Twidth/Tspacing = 4/8 mil----100ohm



DDR CLK signal Trace Twidth/Tspacing = 7/4 mil----70ohm



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Holes & GND PADS**

Size: A3 Document Number: **PEBBLE--02203** Rev: SD

Date: Thursday, March 13, 2003 Sheet: 40 of 40