


KEYLARGO

VER : 1A




INDEX

Pg#	Description	DNI LIST
1	Schematic Block Diagram 1	
2	Blank Page	
3	Front Page	
4-5	Dothan	
6-10	Alviso	
11-13	ICH6	
14-15	DDRII SO-DIMM(200P)	
16	Clock Generator	
17	CH7306/7	
18-19	Blank Pages	
20	LCD Conn. & SSP	
21	CRT & TV Conn.	
22	SATA & IDE Conn.	
23	Screw Hole	
24	TI PIC6515	
25	Mini PCI Conn.	
26	MDC Conn.	
27-28	SIO (LPC47N354)	
29	SERIAL PORT & USB	
30	PARALLEL CONN.	
31	Flash ROM	
32	TOUCH PAD & BLUE TOOTH	
33	Switch Board Conn. & LED	
34	FAN & Thermal	
35-36	Audio CODEC (STAC9751) & Phone Jack	
37-38	LOM (BCM5751), Switch	
39	FIR	
40-41	Docking Conn. & Q-Switch	
42	Power Good	
43-44	Battery Selector & Charger	
45	CPU Power	
46	1.8V,0.9V,1.5V,1.05V	
47	3VALW/5V/3V/Power ON	
48	RUN Power Switch	
49	VGA DC/DC	
50	DCIN/Batt Conn.	

Power & Ground


Label	Pg#	Description	Control Signal
DC_IN+		AC ADAPTER (20V)	
PBATT+		MAIN BATTERY + (10-17V)	
PWR_SRC		MAIN POWER (10-20V)	
RTC_PWR3_3V		RTC & PCL POWER (3_3V)	
+12V		+12V	DRUNPWROK
VHCORE		CPU CORE POWER (1.25/1.15V)	RUNPWROK
V1_2RUN		AGTL+ POWER (1.2V)	RUNPWROK
+3VRUN		SLP_S3# CTRLD POWER	RUN_ON
+3VSUS		SLP_S5# CTRLD POWER	SUS_ON
+5VALW		8051 POWER (5V)	
+5VRUN		SLP_S3# CTRLD POWER	RUN_ON
+5VSUS		SLP_S5# CTRLD POWER	SUS_ON
+5VHDD		HDD POWER (5V)	HDDC_EN#
+5VMOD		MODULE POWER (5V)	MODC_EN#
STRB#5V		EXTERNAL FDD POWER (5V)	FDD/LPT#
+5VFAN1, +5VFAN2		FAN POWER (5V)	FAN_OFF/ON#
VDDA		AUDIO ANALOG POWER (5V)	RUN_ON
1_8VSUS		RESUME WELL IN ICH	
1_8VRUN		SLP_S3# CTRLD POWER	
+3VALW		8051 POWER (3V)	
V1_5RUN		AGP I/O POWER	
 GND	ALL PAGES	DIGITAL GROUND	
 GNDP		CPU POWER GND	
 CGNDP		CHARGER GND	
 DGNDP		DC/DC POWER GND	
 LANGND		COMBO CONN GND	



Place voltage divider within 0.5" of GTLREF pin

Populate R114 for Yonah B0 stepping


CPU_BSEL0	CPU_BSEL1	CPU_BSEL2	CPU_BSEL3	CPU_BSEL4
133	0	0	1	1
166	0	1	1	1



Populate R321, R320 per Yonah A0 Stepping
De-populate R321, R320 per Yonah A1 Stepping



Comp0,2 connect with Zo = 27.4ohms, Comp1,3 connect with Zo = 55ohms, make those traces length within 0.5" Need 25mils space for other toggling signals.





Place R11 within 0.5" with ITP connector




Signal	Resistor Value	Connect To	Resistor Placement
ITP_TDI	150 ohm +/- 5%	+1.05V_VCCP	Within 2.0" of the CPU
ITP_TMS	39 ohm +/- 5%	+1.05V_VCCP	Within 2.0" of the CPU
ITP_TRST#	680 ohm +/- 5%	GND	Within 2.0" of the CPU
ITP_TCK	27 ohm +/- 5%	GND	Within 2.0" of the CPU
TDO	Open	N/A	Within 2.0" of the CPU

Note: Populate R18, R19, C1 and R24 when ITP connector is populated.






Total caps = 2684 uF
ESR = 6m ohm/4 // 3m ohm/32



H_XRCOMP, H_XSCOMP, H_YRCOMP, H_YSCOMP, H_SWNG0, H_SWNG1 used W:10/S:20 mil.
 R & C of H_XRCOMP, H_XSCOMP, H_YRCOMP, H_YSCOMP, H_SWNG0, H_SWNG1 trace length less 0.5" from U3




HOST

QUANTA
COMPUTER

Title: Callistoga (Host)

Size: Document Number FM1 Rev 1A

Date: Tuesday, June 28, 2005 Sheet 5 of 48



Note:
 CFG3:17 has internal pullup; CFG18:19 has internal pulldown
 CFG[2:0] 001=FSB533 011=FSB667 Others = Reserved

For Discrete:
 De-populate R286, R275


Populate R82, R83 for A1 Calistoga (MCH).

For Discrete:
 Populate R298, R63, R299, R57 De-populate R58, R84, R301, R310

MCH DREFCLK# D R298 0.0402
 DREF SSCLK# D R299 0.0402
 DREF SSCLK# D R57 0.0402

For Discrete:
 Populate R32, R35, R37, R38, R308, R56 R41, R54, R232, R290, R300, R313. De-populate: R48, R31, R49, R297, R55 R39, R53, R233, R307, R33

Place C57, C58 close to U3.AK1 & U3.AK41



15 DDR_A_D[0..63]

DDR_A_D0	AJ35	SA_DQ0
DDR_A_D1	AJ34	SA_DQ1
DDR_A_D2	AM31	SA_DQ2
DDR_A_D3	AK33	SA_DQ3
DDR_A_D4	AJ36	SA_DQ4
DDR_A_D5	AK35	SA_DQ5
DDR_A_D6	AJ32	SA_DQ6
DDR_A_D7	AL311	SA_DQ7
DDR_A_D8	AN35	SA_DQ8
DDR_A_D9	AP33	SA_DQ9
DDR_A_D10	AR31	SA_DQ10
DDR_A_D11	AP31	SA_DQ11
DDR_A_D12	AN38	SA_DQ12
DDR_A_D13	AM36	SA_DQ13
DDR_A_D14	AK34	SA_DQ14
DDR_A_D15	AM34	SA_DQ15
DDR_A_D16	AK26	SA_DQ16
DDR_A_D17	AL27	SA_DQ17
DDR_A_D18	AM26	SA_DQ18
DDR_A_D19	AN24	SA_DQ19
DDR_A_D20	AK28	SA_DQ20
DDR_A_D21	AL28	SA_DQ21
DDR_A_D22	AM24	SA_DQ22
DDR_A_D23	AP23	SA_DQ23
DDR_A_D24	AP23	SA_DQ24
DDR_A_D25	AL22	SA_DQ25
DDR_A_D26	AP21	SA_DQ26
DDR_A_D27	AN20	SA_DQ27
DDR_A_D28	AL23	SA_DQ28
DDR_A_D29	AP24	SA_DQ29
DDR_A_D30	AP20	SA_DQ30
DDR_A_D31	AT21	SA_DQ31
DDR_A_D32	AR12	SA_DQ32
DDR_A_D33	AR14	SA_DQ33
DDR_A_D34	AP13	SA_DQ34
DDR_A_D35	AP12	SA_DQ35
DDR_A_D36	AT13	SA_DQ36
DDR_A_D37	AT12	SA_DQ37
DDR_A_D38	AL14	SA_DQ38
DDR_A_D39	AK9	SA_DQ39
DDR_A_D40	AK9	SA_DQ40
DDR_A_D41	AN7	SA_DQ41
DDR_A_D42	AK7	SA_DQ42
DDR_A_D43	AK7	SA_DQ43
DDR_A_D44	AP9	SA_DQ44
DDR_A_D45	AN9	SA_DQ45
DDR_A_D46	AT5	SA_DQ46
DDR_A_D47	AL5	SA_DQ47
DDR_A_D48	AY2	SA_DQ48
DDR_A_D49	AW2	SA_DQ49
DDR_A_D50	AP1	SA_DQ50
DDR_A_D51	AN2	SA_DQ51
DDR_A_D52	AV2	SA_DQ52
DDR_A_D53	AT3	SA_DQ53
DDR_A_D54	AN1	SA_DQ54
DDR_A_D55	AL2	SA_DQ55
DDR_A_D56	AG7	SA_DQ56
DDR_A_D57	AF9	SA_DQ57
DDR_A_D58	AG4	SA_DQ58
DDR_A_D59	AF6	SA_DQ59
DDR_A_D60	AG9	SA_DQ60
DDR_A_D61	AH6	SA_DQ61
DDR_A_D62	AF4	SA_DQ62
DDR_A_D63	AF8	SA_DQ63

DDR SYSTEM MEMORY A

SA_BS_0	AU12	DDR_A_BS0 15,16
SA_BS_1	AV14	DDR_A_BS1 15,16
SA_BS_2	BA20	DDR_A_BS2 15,16
SA_BS_3	AY13	DDR_A_BS3 15,16
SA_CAS#	AJ33	DDR_A_CAS# 15,16
SA_DM_0	AM35	DDR_A_DM0
SA_DM_1	AL26	DDR_A_DM1
SA_DM_2	AN22	DDR_A_DM2
SA_DM_3	AM14	DDR_A_DM3
SA_DM_4	AL9	DDR_A_DM4
SA_DM_5	AR3	DDR_A_DM5
SA_DM_6	AH4	DDR_A_DM6
SA_DM_7	AH4	DDR_A_DM7
SA_DQS_0	AK33	DDR_A_DQS0
SA_DQS_1	AT33	DDR_A_DQS1
SA_DQS_2	AN28	DDR_A_DQS2
SA_DQS_3	AM22	DDR_A_DQS3
SA_DQS_4	AN12	DDR_A_DQS4
SA_DQS_5	AN8	DDR_A_DQS5
SA_DQS_6	AP3	DDR_A_DQS6
SA_DQS_7	AG5	DDR_A_DQS7
SA_DQS#_0	AK32	DDR_A_DQS#0
SA_DQS#_1	AU33	DDR_A_DQS#1
SA_DQS#_2	AN27	DDR_A_DQS#2
SA_DQS#_3	AM21	DDR_A_DQS#3
SA_DQS#_4	AM12	DDR_A_DQS#4
SA_DQS#_5	AL8	DDR_A_DQS#5
SA_DQS#_6	AN3	DDR_A_DQS#6
SA_DQS#_7	AH5	DDR_A_DQS#7
SA_MA_0	AY16	DDR_A_MA0
SA_MA_1	AU14	DDR_A_MA1
SA_MA_2	AW16	DDR_A_MA2
SA_MA_3	BA16	DDR_A_MA3
SA_MA_4	BA17	DDR_A_MA4
SA_MA_5	AU16	DDR_A_MA5
SA_MA_6	AV17	DDR_A_MA6
SA_MA_7	AU17	DDR_A_MA7
SA_MA_8	AW17	DDR_A_MA8
SA_MA_9	AT16	DDR_A_MA9
SA_MA_10	AU13	DDR_A_MA10
SA_MA_11	AT17	DDR_A_MA11
SA_MA_12	AV20	DDR_A_MA12
SA_MA_13	AV12	DDR_A_MA13
SA_RAS#	AW14	DDR_A_RAS# 15,16
SA_RCVENIN#	AK23	DDR_A_RCVENIN# 15,16
SA_RCVENOUT#	AK24	DDR_A_RCVENOUT# 15,16
SA_WE#	AY14	DDR_A_WE# 15,16

Callistoga

15 DDR_B_D[0..63]

DDR_B_D0	AK39	SB_DQ0
DDR_B_D1	AJ37	SB_DQ1
DDR_B_D2	AP38	SB_DQ2
DDR_B_D3	AR41	SB_DQ3
DDR_B_D4	AJ38	SB_DQ4
DDR_B_D5	AK38	SB_DQ5
DDR_B_D6	AN41	SB_DQ6
DDR_B_D7	AR41	SB_DQ7
DDR_B_D8	AT40	SB_DQ8
DDR_B_D9	AV41	SB_DQ9
DDR_B_D10	AU38	SB_DQ10
DDR_B_D11	AV38	SB_DQ11
DDR_B_D12	AP38	SB_DQ12
DDR_B_D13	AR40	SB_DQ13
DDR_B_D14	AV38	SB_DQ14
DDR_B_D15	AV38	SB_DQ15
DDR_B_D16	BA38	SB_DQ16
DDR_B_D17	AV36	SB_DQ17
DDR_B_D18	AR36	SB_DQ18
DDR_B_D19	AP36	SB_DQ19
DDR_B_D20	BA36	SB_DQ20
DDR_B_D21	AJ36	SB_DQ21
DDR_B_D22	AP35	SB_DQ22
DDR_B_D23	AP34	SB_DQ23
DDR_B_D24	AV33	SB_DQ24
DDR_B_D25	BA33	SB_DQ25
DDR_B_D26	AT31	SB_DQ26
DDR_B_D27	AJ29	SB_DQ27
DDR_B_D28	AU31	SB_DQ28
DDR_B_D29	AW31	SB_DQ29
DDR_B_D30	AV29	SB_DQ30
DDR_B_D31	AV29	SB_DQ31
DDR_B_D32	AM19	SB_DQ32
DDR_B_D33	AL19	SB_DQ33
DDR_B_D34	AP14	SB_DQ34
DDR_B_D35	AV14	SB_DQ35
DDR_B_D36	AN17	SB_DQ36
DDR_B_D37	AM17	SB_DQ37
DDR_B_D38	AP16	SB_DQ38
DDR_B_D39	AL15	SB_DQ39
DDR_B_D40	AJ11	SB_DQ40
DDR_B_D41	AH10	SB_DQ41
DDR_B_D42	AJ9	SB_DQ42
DDR_B_D43	AN10	SB_DQ43
DDR_B_D44	AK13	SB_DQ44
DDR_B_D45	AH11	SB_DQ45
DDR_B_D46	AK10	SB_DQ46
DDR_B_D47	AJ8	SB_DQ47
DDR_B_D48	BA10	SB_DQ48
DDR_B_D49	AW10	SB_DQ49
DDR_B_D50	BA4	SB_DQ50
DDR_B_D51	AV4	SB_DQ51
DDR_B_D52	AY10	SB_DQ52
DDR_B_D53	AY9	SB_DQ53
DDR_B_D54	AW5	SB_DQ54
DDR_B_D55	AV5	SB_DQ55
DDR_B_D56	AV4	SB_DQ56
DDR_B_D57	AR5	SB_DQ57
DDR_B_D58	AK4	SB_DQ58
DDR_B_D59	AK3	SB_DQ59
DDR_B_D60	AT4	SB_DQ60
DDR_B_D61	AK5	SB_DQ61
DDR_B_D62	AJ5	SB_DQ62
DDR_B_D63	AJ3	SB_DQ63


DDR SYSTEM MEMORY B

SB_BS_0	AT24	DDR_B_BS0 15,16
SB_BS_1	AV23	DDR_B_BS1 15,16
SB_BS_2	AY23	DDR_B_BS2 15,16
SB_BS_3	AY23	DDR_B_BS3 15,16
SB_CAS#	AR24	DDR_B_CAS# 15,16
SB_DM_0	AK36	DDR_B_DM0
SB_DM_1	AR38	DDR_B_DM1
SB_DM_2	AT36	DDR_B_DM2
SB_DM_3	BA31	DDR_B_DM3
SB_DM_4	AL17	DDR_B_DM4
SB_DM_5	AH8	DDR_B_DM5
SB_DM_6	BA5	DDR_B_DM6
SB_DM_7	AN4	DDR_B_DM7
SB_DQS_0	AM39	DDR_B_DQS0
SB_DQS_1	AT39	DDR_B_DQS1
SB_DQS_2	AJ35	DDR_B_DQS2
SB_DQS_3	AR29	DDR_B_DQS3
SB_DQS_4	AR16	DDR_B_DQS4
SB_DQS_5	AR10	DDR_B_DQS5
SB_DQS_6	AR7	DDR_B_DQS6
SB_DQS_7	AN5	DDR_B_DQS7
SB_DQS#_0	AM40	DDR_B_DQS#0
SB_DQS#_1	AJ39	DDR_B_DQS#1
SB_DQS#_2	AT35	DDR_B_DQS#2
SB_DQS#_3	AP29	DDR_B_DQS#3
SB_DQS#_4	AP16	DDR_B_DQS#4
SB_DQS#_5	AT10	DDR_B_DQS#5
SB_DQS#_6	AT7	DDR_B_DQS#6
SB_DQS#_7	AP5	DDR_B_DQS#7
SB_MA_0	AY23	DDR_B_MA0
SB_MA_1	AV24	DDR_B_MA1
SB_MA_2	AR28	DDR_B_MA2
SB_MA_3	AT27	DDR_B_MA3
SB_MA_4	AT28	DDR_B_MA4
SB_MA_5	AJ27	DDR_B_MA5
SB_MA_6	AV28	DDR_B_MA6
SB_MA_7	AV27	DDR_B_MA7
SB_MA_8	AW27	DDR_B_MA8
SB_MA_9	AV24	DDR_B_MA9
SB_MA_10	BA27	DDR_B_MA10
SB_MA_11	AY27	DDR_B_MA11
SB_MA_12	AR23	DDR_B_MA12
SB_MA_13	AR23	DDR_B_MA13
SB_RAS#	AJ23	DDR_B_RAS# 15,16
SB_RCVENIN#	AK16	DDR_B_RCVENIN# 15,16
SB_RCVENOUT#	AK18	DDR_B_RCVENOUT# 15,16
SB_WE#	AR27	DDR_B_WE# 15,16

Callistoga




Title		
Callistoga (DDR2)		
Size	Document Number	Rev
FM1		1A
Date:	Tuesday, June 28, 2005	Sheet 7 of 48



QUANTA COMPUTER

Title: Calistoga (VCC, NCTF)

Size: FM1	Document Number	Rev: 1A
Date: Tuesday, June 28, 2005	Sheet: 8	of 48



UBI	
AC41	VSS_0
AA41	VSS_1
W41	VSS_2
T41	VSS_3
F41	VSS_4
M41	VSS_5
J41	VSS_6
F41	VSS_7
AV40	VSS_8
AP40	VSS_9
AN40	VSS_10
AK40	VSS_11
A40	VSS_12
AH40	VSS_13
AG40	VSS_14
AF40	VSS_15
AE40	VSS_16
B40	VSS_17
AY39	VSS_18
AW39	VSS_19
AV39	VSS_20
AR39	VSS_21
AN39	VSS_22
AJ39	VSS_23
AC39	VSS_24
AB39	VSS_25
AA39	VSS_26
Y39	VSS_27
W39	VSS_28
V39	VSS_29
T39	VSS_30
R39	VSS_31
P39	VSS_32
N39	VSS_33
M39	VSS_34
L39	VSS_35
H39	VSS_36
G39	VSS_37
F39	VSS_38
D39	VSS_39
AT38	VSS_40
AM38	VSS_41
AH38	VSS_42
AG38	VSS_43
AF38	VSS_44
AE38	VSS_45
C38	VSS_46
AK37	VSS_47
AH37	VSS_48
AB37	VSS_49
AA37	VSS_50
Y37	VSS_51
W37	VSS_52
V37	VSS_53
T37	VSS_54
R37	VSS_55
P37	VSS_56
N37	VSS_57
M37	VSS_58
L37	VSS_59
H37	VSS_60
G37	VSS_61
F37	VSS_62
D37	VSS_63
AY36	VSS_64
AW36	VSS_65
AV36	VSS_66
AR36	VSS_67
AN36	VSS_68
AH36	VSS_69
AG36	VSS_70
AF36	VSS_71
AE36	VSS_72
AC36	VSS_73
C36	VSS_74
B36	VSS_75
BA35	VSS_76
AV35	VSS_77
AR35	VSS_78
AH35	VSS_79
AB35	VSS_80
AA35	VSS_81
Y35	VSS_82
W35	VSS_83
V35	VSS_84
T35	VSS_85
R35	VSS_86
P35	VSS_87
N35	VSS_88
M35	VSS_89
L35	VSS_90
J35	VSS_91
H35	VSS_92
G35	VSS_93
F35	VSS_94
D35	VSS_95
AN34	VSS_96

VSS

AK34	VSS_97
AG34	VSS_98
AF34	VSS_99
AE34	VSS_100
AC34	VSS_101
C34	VSS_102
AW33	VSS_103
AV33	VSS_104
AR33	VSS_105
AE33	VSS_106
AB33	VSS_107
V33	VSS_108
T33	VSS_109
R33	VSS_110
M33	VSS_111
H33	VSS_112
G33	VSS_113
F33	VSS_114
D33	VSS_115
B33	VSS_116
AH32	VSS_117
AG32	VSS_118
AF32	VSS_119
AE32	VSS_120
AC32	VSS_121
AB32	VSS_122
G32	VSS_123
E32	VSS_124
AY31	VSS_125
Y31	VSS_126
AW31	VSS_127
AN31	VSS_128
AG31	VSS_129
AB31	VSS_130
Y31	VSS_131
AB30	VSS_132
E30	VSS_133
AT29	VSS_134
AN29	VSS_135
AB29	VSS_136
T29	VSS_137
N29	VSS_138
K29	VSS_139
C29	VSS_140
E29	VSS_141
C29	VSS_142
C29	VSS_143
B29	VSS_144
BA28	VSS_145
AW28	VSS_146
AU28	VSS_147
AM28	VSS_148
AD28	VSS_149
AC28	VSS_150
V28	VSS_151
J28	VSS_152
E28	VSS_153
E28	VSS_154
AP27	VSS_155
AM27	VSS_156
AK27	VSS_157
J27	VSS_158
G27	VSS_159
C27	VSS_160
C27	VSS_161
B27	VSS_162
AN26	VSS_163
N26	VSS_164
K26	VSS_165
F26	VSS_166
D26	VSS_167
AK25	VSS_168
P25	VSS_169
K25	VSS_170
H25	VSS_171
D25	VSS_172
A25	VSS_173
A25	VSS_174
RA24	VSS_175
AU24	VSS_176
AL24	VSS_177
AW23	VSS_178
VSS_179	VSS_179



UBJ	
AT23	VSS_180
AM23	VSS_181
AM23	VSS_182
AH23	VSS_183
AC23	VSS_184
W23	VSS_185
K23	VSS_186
J23	VSS_187
F23	VSS_188
C23	VSS_189
AA22	VSS_190
K22	VSS_191
G22	VSS_192
F22	VSS_193
E22	VSS_194
D22	VSS_195
A22	VSS_196
BA21	VSS_197
AV21	VSS_198
AR21	VSS_199
AL21	VSS_200
AB21	VSS_201
Y21	VSS_202
P21	VSS_203
K21	VSS_204
J21	VSS_205
H21	VSS_206
C21	VSS_207
AW20	VSS_208
AR20	VSS_209
AM20	VSS_210
AA20	VSS_211
K20	VSS_212
B20	VSS_213
AN19	VSS_214
AC19	VSS_215
W19	VSS_216
G19	VSS_217
G19	VSS_218
C19	VSS_219
AH18	VSS_220
P18	VSS_221
H18	VSS_222
D18	VSS_223
A18	VSS_224
AY17	VSS_225
AR17	VSS_226
AP17	VSS_227
AM17	VSS_228
AK17	VSS_229
AN16	VSS_230
AL16	VSS_231
J16	VSS_232
F16	VSS_233
C16	VSS_234
AN15	VSS_235
AM15	VSS_236
AK15	VSS_237
N15	VSS_238
M15	VSS_239
F22	VSS_240
L15	VSS_241
B15	VSS_242
A15	VSS_243
BA14	VSS_244
AT14	VSS_245
AK14	VSS_246
AD14	VSS_247
AA14	VSS_248
U14	VSS_249
K14	VSS_250
H14	VSS_251
E14	VSS_252
AV13	VSS_253
AR13	VSS_254
AN13	VSS_255
AM13	VSS_256
AL13	VSS_257
AG13	VSS_258
P13	VSS_259
F13	VSS_260
D13	VSS_261
B13	VSS_262
AY12	VSS_263
AC12	VSS_264
K12	VSS_265
H12	VSS_266
E12	VSS_267
AD11	VSS_268
AA11	VSS_269
Y11	VSS_270
VSS_272	VSS_272

VSS

I11	VSS_273
D11	VSS_274
B11	VSS_275
AV10	VSS_276
AP10	VSS_277
AL10	VSS_278
AH10	VSS_279
AG10	VSS_280
AC10	VSS_281
W10	VSS_282
U10	VSS_283
BA9	VSS_284
AW9	VSS_285
AR9	VSS_286
AH9	VSS_287
AB9	VSS_288
Y9	VSS_289
R9	VSS_290
G9	VSS_291
A9	VSS_292
AG8	VSS_293
AD8	VSS_294
A8	VSS_295
U8	VSS_296
K8	VSS_297
K8	VSS_298
C8	VSS_299
BA7	VSS_300
AV7	VSS_301
AP7	VSS_302
AL7	VSS_303
AH7	VSS_304
AE7	VSS_305
AC7	VSS_306
RT	VSS_307
G7	VSS_308
D7	VSS_309
AG6	VSS_310
AD6	VSS_311
AB6	VSS_312
Y6	VSS_313
Y6	VSS_314
U6	VSS_315
N6	VSS_316
K6	VSS_317
H6	VSS_318
B6	VSS_319
AV5	VSS_320
AF5	VSS_321
AD5	VSS_322
AY4	VSS_323
AR4	VSS_324
AP4	VSS_325
AL4	VSS_326
AJ4	VSS_327
Y4	VSS_328
U4	VSS_329
R4	VSS_330
J4	VSS_331
F4	VSS_332
C4	VSS_333
AY3	VSS_334
AW3	VSS_335
AV3	VSS_336
AL3	VSS_337
AH3	VSS_338
AG3	VSS_339
AEX	VSS_340
AD3	VSS_341
AC3	VSS_342
AA3	VSS_343
G3	VSS_344
AT2	VSS_345
AR2	VSS_346
AP2	VSS_347
AK2	VSS_348
AJ2	VSS_349
AD2	VSS_350
AB2	VSS_351
Y2	VSS_352
U2	VSS_353
T2	VSS_354
N2	VSS_355
J2	VSS_356
H2	VSS_357
F2	VSS_358
C2	VSS_359
AL1	VSS_360




Callistoga

QUANTA COMPUTER


Title: Callistoga (VSS,NCTF)

Size: FM1	Document Number	Rev: 1A
Date: Tuesday, June 28, 2005	Sheet: 10	of 48



X1,X2 Docking

IAC_SYNC	Port X Line	R126
1	1X2, 2X1	STUFF
0	4X1	UNSTUFF





All resistors of termination used
of "T" type routing need tuned
equal and close to the source.

**QUANTA
COMPUTER**

Title: ICH7-M (CPU,IDE,SATA,LPC,AC97)



Size: Document Number FM1 Rev 1A







Date: Tuesday, July 05, 2005 Sheet 11 of 48




Resistor pop options to boot from various sources


	GNT5#	GNT4#
LPC	11	Not Stuff
PCI	10	Not Stuff
SPI	01	Stuff








Option to "Disable" clkrun.
Pulling it down will keep the
clks running







QUANTA COMPUTER

Title: System DRAM Expansion (200P-DDR_SODIMM X 2)

Size: Document Number FM1



Date: Tuesday, June 28, 2005

Sheet: 15 of 48










Rev: 1A

DDR_A_MA[0..13] 7,15



DDR_B_MA[0..13] 7,15




Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT



Frequency	BSEL0/FSA	BSEL2/FSC	BSEL1/FSB
100	1	0	1
133	0	0	1
166	0	1	1
200	0	1	0




Pin 43, 44 used for 96Mhz UMA or 27Mhz Disc. Grfx Down on MB




PCI_LOM = FCTSELL1

FCTSELL1 (PIN34)	PIN43	PIN44	PIN47	PIN48
0 = UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1 = Disc. GRFX down	27Mout	27MSSout	SRC70	SRCC0




Unused Clock outputs can optionally be connected to Test points



These are for backdrive issue

Place pull-down termination close to series R per Design Guide




Place these termination to close CK410M.



Title		CLOCK GENERATOR	
Size	Document Number	Rev 1A	
Date:	Tuesday, June 28, 2005	Sheet	17 of 48



Populate JVD01 for discrete.

Populate R236 and De-pop R247 for Protol build(old VGA card)




For Discrete:
Populate C60,C68,C65



For Discrete:
Populate C89,C98,C100,C103,C102,C106,C108,C112,
C111,C115,C120,C124,C126,C128,C130,C133,
C138,C140,C142,C144,C145,C148,C151,C152,
C157,C161,C162,C165,C167,C168,C170,C175




For Discrete:
Populate C178,C181




For Discrete: Populate TH6,TH15,TH19
TOP Side




For Discrete:
De-populate
R70, R72, R76, R75, R80, R84, R87, R90, R97, R02



Populate R377 and De-populate R386, R279. for Protol build(old VGA card)



For Discrete:
Populate
C188,C186,C207,C187,C182,U19



QUANTA COMPUTER

Title: DDR.RES.ARRAY


Size: Document Number FM1

Date: Tuesday, June 28, 2005


Sheet: 18 of 48

Rev: 1A


For Discrete:
 De-populate Q29, Q27, Q23, Q14,
 R249, R259, R266, R248, C339, C363




Support M07-Inverter: Populate R230, R211 and Depopulate U8, C345.
 Support D05-Inverter: Depopulate R230, R211 and Populate U8, C345.





For Discrete:
 Depopulate
 R231, R271, R215, R216, Q21, Q22





For Discrete:
 De-populate J1, R230, C311, C331, C332,
 D16, C341, C324, C326






M'07 inverter support - De-populate D16.
 D'05 inverter support - Populate D16




CLOSE TO JTV1








*TPA/TPA#, TPB/TPB# pair trace : As close as possible.
 *TPA/TPA#, TPB/TPB# pair trace : Same length electrically.
 *Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).





DO NOT INSERT SD/MMC, MEMORYSTICK AND XD SIMULTANEOUSLY.




5 IN1 CARD READER

Refer to M07, connect C160, C163 to +3VRUN_XD.







According to RICOH's suggestion, place this resistor at trident point of R_SD/XD/MS_CLK trace.

For SD/MS power



For XD power















Locate caps C558, C559 near HDD Conn.
Length match SATA_C_RX0- & SATA_C_RX0+ within 20mils.

SATA drive vendors will use only 5V supply from the system and will derive 3.3V on the drive. If drive power goals are not achieved, drive vendors will use both 5V and 3.3V supplies from the system. Initial power saving using 3.3V from system is less than 5%.



Power Estimate:
SATA drive power consumption estimate at MobileMark is 1.1W. An additional 150mW can be saved using Intel's IMST driver.









PCI-Express TX and RX direct to connector




+1.5V_CARD Max. 650mA, Average 500mA
+3V_CARD Max. 1300mA, Average 1000mA




MDC Layout Notes


1. Tip and Ring trace width = 25 mils
2. Spacing between Tip and Ring = 25 mils
3. Tip and Ring connector pitch = 25 mils
4. Keep out area from Tip and Ring to other signals = 100 mils
5. Power and Ground minimum trace width to connector = 20 mils
6. Route Tip and Ring on one layer only (top or bottom)
7. Modem internal cable wire size = 26 AWG (stranded or twisted pair wire)



Bluetooth






Title MDC CONN & BlueTooth.		
Size FM1	Document Number	Rev 1A
Date: Tuesday, June 28, 2005	Sheet 27	of 48






QUANTA COMPUTER


Title: SIO (LPC/KB/SPI/PM)
 Size: Document Number
 Date: Wednesday, June 29, 2005 Sheet 28 of 48




BID3	BID2	BID1	BID0	Board Revision
0	0	0	0	PROTO1 (X00)
0	0	1	0	PROTO2 (X01)
0	0	1	1	PROTO3 (X02)
0	0	1	1	Q1(X03)
0	1	0	0	AG0 PWB/A01 PWA





8Mbit (1M Byte), SPI





Delete UPW1, C434-436, RP53 per GG0524 item 135.




Each channel is 1A









Place ESD diodes as close as USB connector.












Each channel is 1A







QUANTA COMPUTER


Title EMI & Screw hole		
Size	Document Number FM1	Rev 1A
Date: Tuesday, June 28, 2005	Sheet 31	of 48





Notes:
 $V_{set} = (T_p - 70) / 21$
 Where $T_p = 70$ to 101 degree C
 Set trip point = 85 degree C
 $V_{set} = (85 - 75) / 16 = 0.625$ V
 Guardian II temp-tolerance = ± 5 degree C






GAIN0	GAIN1	AV
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

QUANTA COMPUTER

Title: Azelia CODEC



Size: Document Number FM1 Rev 1A

Date: Tuesday, June 28, 2005 Sheet 34 of 48



Title		AUDIO CONN	
Size	Document Number	Rev	
	FM1	1A	
Date:	Tuesday, June 28, 2005	Sheet	35 of 48

Refer to M07_LOM4401_X06 schematic.
'+3VLAN should be sourced from
'+3VSUS instead of +3VSRG since WOL
is not supported on Key Largo.



Refer to M07_LOM4401_X06 schematic.


Refer to M07_LOM4401_X06 schematic.

Place C874 close to pin65

These three pin LINK_LED10#, LINK_LED100#, ACT_LED are open-drain type.

Place L46, C717, C718 close to pin64.

Place R673, C610, C611 close to pin69



Refer to M07_LOM4401_X06 schematic.

Refer to M07_LOM4401_X06 schematic.

Place C874 close to pin65

These three pin LINK_LED10#, LINK_LED100#, ACT_LED are open-drain type.

Place L46, C717, C718 close to pin64.

Place R673, C610, C611 close to pin69

Resistors must be rated at least 1/16W. Place termination close to connector the chip 4401.

Note: BCM4401 requires 16-bit R/W data width

Note: The BCM4401 has weak internal pulldown resistors on the following signals: SPROM_CS, SPROM_CLK, SPROM_DOUT, SPROM_DIN.


Refer to M07_LOM4401_X06 schematic. R489 and R490 removed from schematic because of Bios can configure the state of CLKRUN# signal.


Place R444, C619 close to U148.118


Note: EXT_POR_L has a internal pull up.




Title		LAN (BCM4401)	
Size	Document Number	Rev	
	FM1	1A	
Date:	Tuesday, June 28, 2005	Sheet	36 of 48










Close to Phase 1 Inductor
Lower MOSFET

Throttling temp. 105 degree
H_PSM_D

Note: de-pop PR10 and PR96 for 3 phase
Pop PR10 and PR96 for 2 phase

Close to Phase 1 Inductor

Parallel




PR23 populate---->FCCM mode
 PR108 populate---->Hysteretic/FCCM mode.

PR115 populate---->FCCM mode
 PR112 populate---->Hysteretic/FCCM mode.






File VCCP		
Size	Document Number FM1	Rev 1A
Date 2005/4/21	Sheet 42 of 48	

Current limit at 11.6A






0.9 Volt +/-5%
Design current 1.05A
Peak current 1.5A




**QUANTA
COMPUTER**

Title		RUN POWER SW
Size	Document Number	Rev
	FM1	1A
Date:	2005/4/21	Sheet 44 of 48



QUANTA COMPUTER

Title: DCIN.BATT CONNECTOR

Size: Document Number FM1 Rev 1A

Date: 2005/4/21 Sheet 45 of 48