

FOOSE 15" UMA Schematics Document

uFCPGA Mobile Penryn

Intel Cantiga-GM + ICH9M

2008-06-04

REV : -1

DY : Nopop Component

5761 : Use BCM5761E

5756 : Use BCM5756M


B_TPM : Use LOM TPM

C_TPM : Use China TPM



Foose Intel UMA Block Diagram


Project code : 91.4X801.001
 Part Number : 48.4X802.011
 PCB Number : 07238
 Revision : -1



DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foose Intel BLOCK DIAGRAM**

Size: A3 Document Number: Rev: SC
 Date: Monday, June 02, 2008 Sheet 2 of 58



Regulator

LDO

Switch

<Variant Name>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foos Intel**

Size	Document Number	Rev
Custom	Power Block Diagram	SC
Date: Friday, May 20, 2009	Sheet: 3	of 58

ICH9M

MEC5035



INTEL ICH9-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit 1 of RPC.PC (Chipset Config Registers: Offset224h).This signal has a weak internal pull-down.
HDA_SYNC	PCIE Port Config 1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit 0 of RPC.PC (Chipset Config Registers: Offset 224h)
GNT2# / GPIO53	PCIE Port Config 2 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit 2 of RPC.PC2 (Chipset Config Registers:Offset 0224h) when sampled low.
GPIO20	Reserved	This signal has a weak internal pull-down. NOTE: This signal should not be pulled high
GNT1#/ GPIO51	ESI Strap, Rising Edge of PWROK.	Tying this strap low configures DMI for ESI compatible operation. This signal has a weak internal pull-up. NOTE: ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3# / GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	The signal has a weak internal pull-up. If the signal is sampled low, this indicates that the system is strapped to the "top-block swap" mode (IntelR ICH9 inverts A16 for all cycles targeting BIOS space). The status of this strap is readable via the Top Swap bit (Chipset Config Registers:Offset 3414h:bit 0). Note that software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	This field determines the destination of accesses to the BIOS memory range. Signals have weak internal pull-ups. Also controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 11).This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.
SATALED#	PCIE LAN REVERSAL.Rising Edge of PWROK.	Signal has weak internal pull-up.Sets bit 27 of MPC.LR (Device 28: Function 0: Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	The signal has a weak internal pull-down. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status of this strap is readable via the NO REBOOT bit (Chipset Config Registers:Offset 3410h:bit 5).
TP3	XOR Chain Entrance. Rising Edge of PWROK.	See IntelR ICH9 Family XOR Chains In-Circuit Tester Package for functionality information. This signal has a weak internal pull-up. NOTE: This signal should not be pulled low unless using XOR Chain testing.
GPIO33 / HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	This signal has a weak internal pull-up resistor. If sampled low, the Flash Descriptor Security will be overridden. If high, the security measures defined in the Flash Descriptor will be in effect.NOTE: This strap should only be enabled in manufacturing environments.
GPIO49	DMI Termination Voltage Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SPI_MOSI	Integrated TPM Enable Rising Edge of PWROK.	This signal has a weak internal pull-down resistor. When the signal is sampled low the Integrated TPM will be disabled. When the signal is sampled high, the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enabled.NOTE: This signal is required to be floating or pulled low for desktop applications.

XOR Chain Entrance Strap		
ICH_RSVD	tp3AZ_DOUT_ICH	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation(default)
1	1	Set PCIE port cofig bit1

A16 swap override strap	
PCI_GNT#3	low = A16 swap override enable
	high = default

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC(Default)

Enable VccSus1_05,VccSus1_5,VccCl1_5		
SM_INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCl1_05		
LAN100_SLP	High=Enable	Low=Disable

No Reboot Strap	
SPKR	LOW = Defaule
	High=No Reboot

PCIE Routing

LANE1	MiniCard WWAN
LANE2	MiniCard WLAN
LANE3	No use
LANE4	No use
LANE5	GIGA LAN
LANE6	No use

SATA Routing

SATA0	HDD
SATA1	ODD
SATA4	No use
SATA5	Dock eSATA

PCI ROUTING

	IDSEL	INT	REQ	GNT
1394/ MediaCard	AD17	1	B C D	1

USB TABLE

USB	
Pair	Device
0	Charge USB (LEFT SIDE TOP)
1	USB1(LEFT SIDE BOTTOM)
2	USB2(RIGHT SIDE TOP)
3	USB3(RIGHT SIDE BOTTOM)
4	WLAN
5	WWAN/WPAN
6	Reserve
7	Card Bus/Express Card
8	DOCK1
9	DOCK2
10	Biometric
11	BCM5761E


ICH9-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 10K
DPRSLPVR/GPIO16	PULL-DOWN 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LAD[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K


<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Foose Intel
Size A3 Document Number
Table of Content
Date: Friday, May 30, 2008 Sheet 5 of 58



www.kyathuatvith.com



H_RESET# use pull-up Resistor close ITP connector 500 mil (max)

+1.05V_VCCP use Decoupling Capacitor close ITP connector 100 mil (max)

ITP Debug Connector


5756

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foos Intel**

Size: A3	Document Number: ITP Debug Connector	Rev: SC
Date: Friday, May 30, 2008	Sheet 6 of 58	

SSID = CLOCK



	0 UMA	1 DISC.
PIN34 FCTSEL1	0 UMA	1 DISC.
PIN43	DOT96T	27M_NonSpread
PIN44	DOT96C	27M_Spread
PIN47	LCD100/96T	SRCT_0
PIN48	LCD100/96C	SRCC_0

PCI2/TME	Output
0	Overclocking of CPU and SRC allowed
1	Overclocking of CPU and SRC not allowed

ITP_EN	PIN37
0	PIN5/6 as SRC_10
1	PIN5/6 as CPU_ITP

SEL2	SEL1	SEL0	CPU	FSB
0	0	0	266M	1066M
0	0	1	133M	X
0	1	0	200M	800M
0	1	1	166M	X

<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title

Foose Intel

Size A3 Document Number **Clock Generator ICS9LPRS390** Rev SC

Date: Friday, May 30, 2008 Sheet 7 of 58

SSID = CPU



<Variant Name>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title

Foos Intel

Size A3 Document Number **CPU-FSB(1/2)** Rev SC

Date: Friday, May 30, 2008 Sheet 8 of 58

SSID = CPU



<Variant Name>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foose Intel CPU-POWER(2/2)**

Size A3	Document Number	Rev SC
Date: Friday, May 30, 2008	Sheet 9 of 58	

SSID = MCH

NB Nwe Part Number
71.CNTIG.GOU



www.atvith.com

<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Foose Intel












Size A3 Document Number **CANTIGA-FSB(1/6)** Rev SC

Date: Friday, May 30, 2008 Sheet 10 of 58

SSID = MCH

* is current setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	ITPM enable	ITPM disable *
CFG 7	TLS cipher suite with no confidentiality	TLS cipher suite with confidentiality *
CFG 9	Reverse Lanes	Normal Operation *
CFG 16	FSB dynamic ODT disable	FSB Dynamic ODT enable *
CFG 19 DMI Lane Reserved	Normal operation *	Reverse DMI lanes
CFG 20 PCIe/SDVO Select	Only PCIe or SDVO is operational *	PCIe and SDVO are operating simultaneously *
SDVO_CTRLDATA	iHDMI/DP interface disabled	iHDMI/DP interface enabled *
DDPC_CTRLDATA	SDVO/iHDMI/DP interface disabled	SDVO/iHDMI/DP interface enabled *




DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foosel Intel**

Size: Custom
Document Number: **CANTIGA-DM/CFG(2/6)**
Date: Friday, May 30, 2008

Rev: SC
Sheet: 11 of 58

SSID = MCH



CANTIGA-GM-GP-U-NF

CANTIGA-GM-GP-U-NF

<Variant Name>







Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foose Intel**
CANTIGA-DDR

Size: A3 | Document Number: | Rev: SC

Date: Friday, May 30, 2008 | Sheet: 12 of 58

SSID = MCH




DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CANTIGA-GND/LVDS/VGA(4/6)**

Size: Custom Document Number
 Date: Friday, May 30, 2008

Sheet 13 of 58

SSID = MCH



<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title _____

Size A3 Document Number _____ Rev SC



Date: Friday, May 30, 2008 Sheet 14 of 58

FOOSE INTEL
CANTIGA-POWER/FILTER(5/6)

SSID = MCH





Pins BA36, BB24, BD16, BB21, AW16, AW13, AT13 may be left NC for DDR2 boards.






TP11 ① VCC_AGX_SENSE AI14
TP9 ① VSS_AGX_SENSE AH14

CANTIGA-GM-GP-U-NF





VCC_SM_LF AV44 VCCSM_LF1
VCC_SM_LF BA37 VCCSM_LF2
VCC_SM_LF AM40 VCCSM_LF3
VCC_SM_LF AV21 VCCSM_LF4
VCC_SM_LF AY5 VCCSM_LF5
VCC_SM_LF AM10 VCCSM_LF6
VCC_SM_LF BB13 VCCSM_LF7



Supply	Signal Group	Imax
+1.05V_VCCP	VCC	1930mA
+1.05V_VCCP	VCC_AGX	8700mA
+1.05V_VCCP	VTT	852mA
+1.05V_VCCP	VCC_PEG	1782mA
+1.05V_VCCP	VCC_DMI	456mA
+1.05V_VCCP	VCCA_SM	720mA
+1.05V_VCCP	VCCA_SM_CK	26mA
+1.05V_VCCP	VCCA_HPLL	24mA
+1.05V_VCCP	VCCA_MPLL	139.2mA
+1.05V_VCCP	VCCD_HPLL	157.2mA
+1.05V_VCCP	VCCA_PEG_PLL	50mA
+1.05V_VCCP	VCCD_PEG_PLL	50mA
+1.05V_VCCP	VCC_AXF	321.35mA
+1.5V_RUN	VCC_HDA	50mA
+1.5V_RUN	VCCD_TVDAC	35mA
+1.8V_SUS	VCCD_LVDS	60.31mA
+1.8V_SUS	VCCD_SM	3000mA
+1.8V_SUS	VCC_SM_CK	124mA
+3.3V_RUN	VCCA_PEG_BG	414uA
+3.3V_RUN	VCC_HV	105.3mA

R156 1 VCC_GMCH_35
0R0402-PAD
-1-20080514



<Variant Name>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title


Foosel Intel

Size A3 Document Number **CANTIGA-POWER(6/6)** Rev SC




Date: Friday, May 30, 2008 Sheet 15 of 58



DIMM1 H=5.2mm REVERSE TYPE



SSID = MEMORY




Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Foos Intel


Document Number: **DDR2-SODIMM SLOT1**

Date: Friday, May 30, 2008





Sheet 16 of 58



DIMM2 H=9.2mm REVERSE TYPE



SSID = MEMORY



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Foose Intel

File: **DDRII-SODIMM SLOT2**

Size: Document Number
Custm: **SC**


Date: Friday, May 30, 2008 Sheet 17 of 58

SSID = VIDEO





CRT_MUX_SWITCH	
SEL	CRT
0	MB
1	Dock

SC-20080317




Hsync & Vsync level shift



Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
 - * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.
- Change CRT CONN From 20.20736.015 to 20.20735.015







CRT Connector

Variant Name:

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Foose Intel
Size A3	Document Number
Date: Friday, May 30, 2008	CRT
Sheet 18	of 58

SSID = VIDEO




DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Document Number: **Foose Intel**
LCD Connector/S-Video

Date: Tuesday, June 03, 2008



Sheet 19 of 58

SSID = User.Interface





1st : AKE 74.06781.07B
2nd : Allegro 75.03212.060

Hall switch



LED BD Connector

LED Location from left to right



Variant Name:


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foos Intel**


Size A3	Document Number	Rev SC
LED/FINGER PRINTER		
Date: Tuesday, June 03, 2008	Sheet 20 of 58	

SSID = ICH

-1-20080514




Enable VccsUs1_05,VccsUs1_5,VccCl1_5		
SM_INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCl1_05		
LAN100_SLP	High=Enable	Low=Disable




-1-20080522

ICH9-Strap PIN



XOR Chain Entrance Strap		
ICH_RSVD tp3AZ_DOUT_ICH		Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation(default)
1	1	Set PCIe port cofig bit1

Place within 500 mils of ICH9 ball




-1-20080514




SSID = ICH



4 OF 6



26 PCI_AD[0.31] <<>>



Pair	Device
0	Charge USB (LEFT SIDE TOP)
1	USB1 (LEFT SIDE BOTTOM)
2	USB2 (RIGHT SIDE TOP)
3	USB3 (RIGHT SIDE BOTTOM)
4	WLAN
5	WWAN/WPAN
6	Reserve
7	Card Bus/Express Card
8	DOCK1
9	DOCK2
10	Biometric
11	BCM5761E



	IDSEL	INT	REQ	GNT
1394/MediaCard	AD17	1	B C D	1

Boot BIOS Strap		
PCI_GNT#0	ICH_SPI_CS1#	Boot BIOS
0	1	SPI
1	0	PCI
1	1	LPC

A16 swap override strap	
PCI_GNT#3	low = A16 swap override enable high = default

<Variant Name>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title
Foose Intel



Size A3 Document Number
ICH9-PCI/PCIE/DMI/USB(2/4) Rev SC

Date: Monday, June 02, 2008 Sheet 22 of 58


- 1st : MXIC 72.25165.A01
- 2nd : WINBOND 72.25X16.A01
- 3th : ATMEL 72.26161.001

SC-20080325



SSID = ICH





-1-20080529



-1-20080514



-1-20080603



Option to "Disable" clkrun. Pulling it down will keep the clks running.

<Variant Name>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foose Intel ICH9-CL/PM/GPIO(3/4)**

Size A3 Document Number: **ICH9-CL/PM/GPIO(3/4)** Rev SC

Date: Thursday, June 05, 2008 Sheet 23 of 58

SSID = ICH



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
H5	VSS	U73E	VSS	AA26	VSS
J23	VSS	AA27	VSS	AA27	VSS
J26	VSS	AA3	VSS	AA3	VSS
J27	VSS	AA6	VSS	AA6	VSS
AC22	VSS	AB1	VSS	AB1	VSS
K28	VSS	AA23	VSS	AA23	VSS
K29	VSS	AB28	VSS	AB28	VSS
L13	VSS	AB29	VSS	AB29	VSS
L15	VSS	AB4	VSS	AB4	VSS
L2	VSS	AB5	VSS	AB5	VSS
L26	VSS	AC17	VSS	AC17	VSS
L27	VSS	AC26	VSS	AC26	VSS
L5	VSS	AC27	VSS	AC27	VSS
M12	VSS	AD1	VSS	AD1	VSS
M13	VSS	AD10	VSS	AD10	VSS
M14	VSS	AD12	VSS	AD12	VSS
M15	VSS	AD13	VSS	AD13	VSS
M17	VSS	AD14	VSS	AD14	VSS
M18	VSS	AD17	VSS	AD17	VSS
M23	VSS	AD18	VSS	AD18	VSS
M28	VSS	AD21	VSS	AD21	VSS
M29	VSS	AD28	VSS	AD28	VSS
N11	VSS	AD29	VSS	AD29	VSS
N12	VSS	AD4	VSS	AD4	VSS
N13	VSS	AD5	VSS	AD5	VSS
N14	VSS	AD6	VSS	AD6	VSS
N15	VSS	AD7	VSS	AD7	VSS
N16	VSS	AD9	VSS	AD9	VSS
N17	VSS	AE12	VSS	AE12	VSS
N18	VSS	AE13	VSS	AE13	VSS
N26	VSS	AE14	VSS	AE14	VSS
N27	VSS	AE16	VSS	AE16	VSS
P12	VSS	AE17	VSS	AE17	VSS
P13	VSS	AE2	VSS	AE2	VSS
P14	VSS	AE20	VSS	AE20	VSS
P15	VSS	AE24	VSS	AE24	VSS
P16	VSS	AE3	VSS	AE3	VSS
P17	VSS	AE4	VSS	AE4	VSS
P2	VSS	AE6	VSS	AE6	VSS
P23	VSS	AE9	VSS	AE9	VSS
P28	VSS	AE13	VSS	AE13	VSS
P29	VSS	AE18	VSS	AE18	VSS
P4	VSS	AF22	VSS	AF22	VSS
P7	VSS	AF28	VSS	AF28	VSS
R11	VSS	AH26	VSS	AH26	VSS
R12	VSS	AF26	VSS	AF26	VSS
R13	VSS	AF27	VSS	AF27	VSS
R14	VSS	AF5	VSS	AF5	VSS
R15	VSS	AF7	VSS	AF7	VSS
R16	VSS	AF9	VSS	AF9	VSS
R17	VSS	AG13	VSS	AG13	VSS
R18	VSS	AG16	VSS	AG16	VSS
R28	VSS	AG18	VSS	AG18	VSS
T12	VSS	AG20	VSS	AG20	VSS
T13	VSS	AG23	VSS	AG23	VSS
T14	VSS	AG6	VSS	AG6	VSS
T15	VSS	AG9	VSS	AG9	VSS
T16	VSS	AH12	VSS	AH12	VSS
T17	VSS	AH14	VSS	AH14	VSS
T23	VSS	AH17	VSS	AH17	VSS
B28	VSS	AH19	VSS	AH19	VSS
U12	VSS	AH2	VSS	AH2	VSS
U13	VSS	AH22	VSS	AH22	VSS
U14	VSS	AH25	VSS	AH25	VSS
U15	VSS	AH28	VSS	AH28	VSS
U16	VSS	AH5	VSS	AH5	VSS
U17	VSS	AH8	VSS	AH8	VSS
AD23	VSS	AH12	VSS	AH12	VSS
U26	VSS	AH14	VSS	AH14	VSS
U27	VSS	AH17	VSS	AH17	VSS
U3	VSS	AJ8	VSS	AJ8	VSS
V1	VSS	B11	VSS	B11	VSS
V13	VSS	B14	VSS	B14	VSS
V15	VSS	B17	VSS	B17	VSS
V23	VSS	B2	VSS	B2	VSS
V28	VSS	B20	VSS	B20	VSS
V29	VSS	B23	VSS	B23	VSS
V4	VSS	B5	VSS	B5	VSS
V5	VSS	B8	VSS	B8	VSS
W26	VSS	C26	VSS	C26	VSS
W27	VSS	C27	VSS	C27	VSS
W3	VSS	E11	VSS	E11	VSS
W4	VSS	E14	VSS	E14	VSS
Y4	VSS	E18	VSS	E18	VSS
Y29	VSS	E2	VSS	E2	VSS
Y5	VSS	E21	VSS	E21	VSS
Y6	VSS	E24	VSS	E24	VSS
AG28	VSS	E29	VSS	E29	VSS
AH6	VSS	F16	VSS	F16	VSS
AF2	VSS	F29	VSS	F29	VSS
B25	VSS	G12	VSS	G12	VSS
		G14	VSS	G14	VSS
		G18	VSS	G18	VSS
		G21	VSS	G21	VSS
		G24	VSS	G24	VSS
		G26	VSS	G26	VSS
		G27	VSS	G27	VSS
		G8	VSS	G8	VSS
		H2	VSS	H2	VSS
		H23	VSS	H23	VSS
		H28	VSS	H28	VSS
		H29	VSS	H29	VSS

<Variant Name> IC9M-GP-NF


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foosel Intel**

Size: Custom Document Number: **IC9(4/4) POWER&GND** Rev: SC


Date: Friday, May 30, 2008 Sheet 24 of 58

SSID = SATA




SATA HDD Connector

SSID = Modem




MDC Connector



NOTE : MDC DISABLE
 If platform requires MDC disable, populate this circuit.
 If MDC disable isn't required, connect SB_AZ_MDC_RST# directly to JMDC connector.

SSID = SATA



SATA ODD Connector

<Variant Name>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Foose Intel**

Size: A3 Document Number: **HDD/ODD/MDC** Rev: **SC**


Date: Tuesday, June 03, 2008 Sheet 25 of 58

Close to Chip pin as possible.


SSID = 1394





SSID = CARDBUS




CBS_CAD13, CBS_CAD15 Can be used as Express Card USB differential pair.



SSID = 1394



SSID = 1394



<Variant Name>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title

Foos Intel

Size A3	Document Number 1394 CONN/CardBus/3in1	Rev SC
Date Friday, May 30, 2008	Sheet 27	of 58

SSID = LOM

Co-lay with 5756M 71.05756.00U



Design current: 89.6mA
Max current: 128mA

Design Current: 233mA

Design Current: 627mA

BCM5761E

	NV_STRAP1	NV3TRAP0	SO	SI	CS#	SELCLK
Ato-Sense Mode	0	0	0	0	0	0
ST N45E20	0	1	1	0	0	1
Atmel AT45BCM021B	0	0	1	0	1	1

Logic High Voltage must be 0.7v to 2.75v

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Foos Intel


LAN BCM5761E

Date: Wednesday, June 04, 2008 Sheet 28 of 56

SSID = LOM


LAN Connector

10/100/1000M Lan Transformer



-1-20080604

-1-20080529




22.10177.B11

The blowout from the LAN magnetics to the RJ45 connector maintaining the distance between the two to be within 1 inch.

Hipot layout guide line update space > 50mil
Rj11 layout guide line update > 100mil

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.



Z

Base Address	BA1 PIN3	BA0 PIN9
EE/EF	0	0
7E/7F	0	1
2E/2F	1	0
4E/4F	1	1


Default EE/EF as Any recommended

J

	1 (default)	0
PIN12	FLASH	SRAM

J has internal PU with PIN12.

TCM







Yellow LED:TX/RX
Amber LED:Speed 100
Green LED:Speed 10

<Variant Name>











SSID = Wireless



JMINI Pin	Debug Pin Name	EC Pin
16	HOST_DEBUG_TX	70
17	HOST_DEBUG_RX	71
19	8051_TX	82
42	8051_RX	81


DEBUG PINS





DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wd Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Foos Intel**
 Size: Custom Document Number
 Customer: **Minicard WLAN/WWAN CONN** Rev: SC
 Date: Friday, May 30, 2008 Sheet: 30 of 58


SSID = USB



SSID = User.Interface



SSID = Touch.Pad



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Foose Intel















IO Board/USB Port/TP CONN

Document Number: IO Board/USB Port/TP CONN

Date: Tuesday, June 03, 2008





Sheet 31 of 58

SSID = AUDIO



SSID = AUDIO

Speaker SC-20080307
























DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foos Intel**

Size: A3 Document Number: **AUDIO AMP/SPEAKER** Rev: SC

Date: Monday, June 02, 2008 Sheet: 33 of 58

SSID = KBC



Variant Name:




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foose Intel**

Size: A3 Document Number: **KBC MEC5035** Rev: SC





Date: Tuesday, June 03, 2008 1 sheet 34 of 58

SSID = KBC



BID2	BID1	BID0	REV
0	0	0	X00
0	0	1	X01
0	1	0	X02
0	1	1	A00

CHIPSET_ID1	CHIPSET_ID0	NOTE
0	0	Intel CPU and Intel chipset
0	1	AMD CPU and AMD chipset



<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Foose Intel

Size A3 Document Number **KBC SMCSC ECE5028** Rev SC


Date: Tuesday, June 03, 2008 Sheet 35 of 58

SSID = Thermal















34 BC_DAT_EMC4002 <<>>
34 BC_CLK_EMC4002 <<>>

BC Bus clock and data signal trace length should be matched with +/- 1 inch.

Diode circuit at DP4/DN4 is used for skin temp sensor (placed optimally between CPU, MCH and MEM).










REM_DIODE3_N, REM_DIODE3_P routing together. Trace width / Spacing = 10 / 10 mil Place near the bottom SODIMM



Title		
Foos Intel		
Size A3	Document Number	Rev SC
Date: Friday, May 30, 2008		
Thermal/Fan EMC 4002		
Page 38	of	58

SSID = Docking



DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C. Foose Intel Document Number SC Date: Wednesday, June 04, 2008 Sheet 37 of 58

SSID = PWR.Support

PIN NAME DIFFERENCES


PIN	MAXIM	INTERSIL	BQ24745
1	GND	NC	ICREF
3	REF	VREF	VREF
4	CCS	ICOMP	EAO
5	CCI	NC	EAI
6	CCV	VCOMP	FBO
7	DAC	NC	CE
8	IINP	ICM	VICM
11	VDD	VDDSMB	VDDSMB
14	BATSEL	NC	NC
15	FBSA	VFB	VFB
16	FBSB	NC	NC
17	CSIN	CSON	CSON
18	CSIP	CSOP	CSOP
20	DLO	LGATE	LGATE
21	LDO	VDDP	VDDP
23	LX	PHASE	PHASE
24	DHI	UGATE	UGSTE
25	BST	BOOT	BOOT
26	VCC	VCC	ICOUT

*"NC" means no-connect

TABLE

MAXIM & INTERSIL BOM DIFFERENCES

REF DES	MAXIM	INTERSIL	TI
R415	8.45K 1%	DUMMY	DUMMY
C489	0.01uF	0.1uF	0.1uF
C462	0.1uF 10V	DUMMY	200P 10V
C51	1uF 10V	DUMMY	1uF 10V
R75	365K 1%	215K 1%	309K 1%
R379	0 5%	10 5%	0 5%
R68	0 5%	10 5%	0 5%
C441	DUMMY	0.22uF	0.1uF
C463	DUMMY	0.22uF	0.1uF
C470	0.01uF	DUMMY	DUMMY
C471	0.1uF 10V	DUMMY	DUMMY
C30	220pF 50V	DUMMY	DUMMY
D11	RB751V-40	DUMMY	RB751V-40
C28	3.3nF	DUMMY	DUMMY
R44	1 1%	0 5%	0 5%
R388	100 5%	0 5%	0 5%
R489	0 5%	8.45K 1%	8.45K 1%
R424	10K 5%	2.2K 5%	4.7K 5%
C487	0.01uF	0.01uF	DUMMY
C467	0.01uF	0.01uF	DUMMY
R20	1K 5%	DUMMY	DUMMY
Q7	ISS355	DUMMY	DUMMY
C47	1uF 10V	1uF 10V	DUMMY
R73	33 1%	33 1%	DUMMY
R420	DUMMY	DUMMY	0 5%
R425	DUMMY	DUMMY	200K 5%
R423	DUMMY	DUMMY	7.5K 5%
C468	DUMMY	DUMMY	51P 10V
C485	DUMMY	DUMMY	2000P 10V
C469	DUMMY	DUMMY	130P 10V
C473	DUMMY	DUMMY	0.1uF
C42	DUMMY	DUMMY	0.1uF
R71	10K 1%	10K 1%	DUMMY
R352	DUMMY	DUMMY	10K 5%
R70	15.8K 1%	15.8K 1%	DUMMY
R58	DUMMY	10K 5%	DUMMY
R69	0 5%	10 5%	0 5%
C430	DUMMY	DUMMY	DUMMY
C49	DUMMY	DUMMY	DUMMY
R380	0 5%	10 5%	0 5%



MAX 8731A/ISL88731

Adapter (W)	Trip Current (A)	R377	R371	R373	R370
65	3.17	57.6K	13.0K	105	24.9K
90	4.43	51.1K	17.8K	348	33.2K

*R370 is populated if ADAPT_TRIP_SEL is used to program the next lower adapter.

BQ247451

Adapter (W)	Trip Current (A)	R377	R371	R373	R370
65	3.17	57.6K	12.4K	205	24.3K
90	4.43	51.1K	16.9K	499	32.4K


*R370 is populated if ADAPT_TRIP_SEL is used to program for the next lower adapter.

<Variant Name>




Title		
Foose Intel		
Size A3	Document Number	Rev SC
DCIN CONN		
Date: Friday, May 30, 2008	Sheet 38	of 58


SSID = PWR.Support



SSID = RBATT



Batt Connector



<Variant Name>









DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

Foos Intel

Size A3	Document Number	Rev SC
BATT CONN/DOCK DCIN		
Date: Friday, May 30, 2008	Sheet 39	of 58

SSID = Reset.Suspend



Variant Name:


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foos Intel**


Size: A3 Document Number: **Power Plane Enable** Rev: SC

Date: Monday, June 02, 2008 Sheet: 40 of 58

SSID = Reset.Suspend



SSID = Charger



This Resistor must be 1% tolerance.

Variant Name:

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title


Size A3 Document Number
CHARGER BQ24745

Date: Wednesday, June 11, 2008 Sheet 42 of 58

Rev SC

SSID = CPU.Regulator

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.45UH ETQP4LR45XFC/ 68.R4510.10A
 O/P cap: 330U 2V EEFSX0D331XE/ 79.33719.20L
 H/S: SI7686DP/ POWERPAK-8/ 14mOhm/ 4.5Vgs/ 84.07686.037
 L/S: SI7336ADP/ POWERPAK-8/ 4.8mOhm/ 4.5Vgs/ 84.07636.037



<Variant Name>



Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foose Intel**


Size: **A3** | Document Number: **SCPU Core-01** | Rev: **SC**

Date: **Monday, June 02, 2008** | Sheet: **43** of **58**

SSID = CPU.Regulator



SSID = PWR.Plane.Regulator_3p3v5v



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UH MPLC0730L1R5 NEC_TOKIN 8.8Arms 68.1R510.20C
 O/P cap: 220U 6.3V 6TPE220M 25mOhm 2.4Arms Sanyo/77.22271.17L
 O/P cap: 220U 6.3V 6TPE100MAZB 35mOhm 1.4Arms Sanyo/77.22271.17L
 H/S: FDS8880 SO-8/ 12mOhm/ 4.5Vgs/ 84.08880.037
 L/S: FDS6676AS SO-8/ 7.25mOhm/ 4.5Vgs/ 84.06676.A37

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 2.2UH MPLC0730L2R2 NEC_TOKIN 8.2Arms 68.2R210.20D
 O/P cap: 220U 6.3V 6TPE220M 25mOhm 2.4Arms Sanyo/77.22271.17L
 O/P cap: 220U 6.3V 6TPE100MAZB 35mOhm 1.4Arms Sanyo/77.21071.07L
 H/S: FDS8884 SO-8/ 30mOhm/ 4.5Vgs/ 84.08884.037
 L/S: FDS6690AS SO-8/ 15mOhm/ 4.5Vgs/ 84.06690.E37

SKIPSEL	GND	FLOAT/VREF2	V5IN
Operating Mode	Auto Skip	OATM	PWM
TONSEL	GND	VREF2 or Float	V5FILT
CH1 Freq	400kHz	400kHz	200kHz
CH2 Freq	500kHz	300kHz	300kHz

TABLE1			
MAXIM ,INTERSIL & TI BOM Differences			
	MAXIM	INTERSIL	TI
R	10ohm	NO STUFF	NO STUFF
C	1uF	0.1uF	1uF


VOUT2 Output	Min	Typ	Max
3.3V Preset Output: REFIN2 = 5V, VIN = 5.5V to 28V, SKIPSEL = 5V	3.285 (-1.4%)	3.33	3.375 (+1.4%)
1.05V Preset Output: REFIN2 = 3.3V, VIN = 5.5V to 28V, SKIPSEL=5V	1.038 (-1.2%)	1.05	1.062 (+1.2%)
Tracking Output: REFIN2 = 1.0V, VIN = 5.5V to 28V, SKIPSEL = 5V	0.99 (-1%)	1.00	1.01 (+1%)

SSID = PWR.Plane.Regulator_1p5v1p05v

Vendor	PIN6	PIN11	PIN20
L6935	VBIAS	N.C.	SS
RTXX35	N.C.	VBIAS	N.C.

Vendor	PR696	PR695	PR692	PR691
L6935	DY	ASM	20K	10K
RTXX35	ASM	DY	1K	1.13K
				1.5V

www.kyathuatvithinh.com




1st 74.06935.033
2nd 74.09035.033
BOM control
2nd :
Dummy : PR100815, PC100708, PR695
Dummy Assembly : PR696
PR692 --> 64.10525.6DL(10k5R2F)
PR691 --> 64.12025.6DL(12kR2F)

$V_{OUT} = 0.5 * (1 + R_{top}/R_{bot})$

+1.5V_RUN
Design current = 2.4A
peak current = 3.4A

Vendor	PR586/PR588	PR585/PR587	PR572	PR573	PR615	PR612
L6935	DY	ASM	20K	10K	16K	10K
RTXX35	ASM	DY	1K	1.13K	1.4K	2K
						1.5V
						1.35V




Design Current = 12.7A
Peak Current = 18.2A
OCP min = 23.6A

$V_{out} = 0.75V * (R1 + R2) / R2$


Close to VFB Pin (pin5)

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH MPLC1040L1R0 NEC_TOKIN 16.2Arms 68.1R01A.20D
O/P cap: 330U 2.5V 2R5TPE330MF 15mOhm 3.1Arms Sanyo/ 77.23371.L01
H/S: SI7686DP PowerPAK/ 11mOhm/ 4.5Vgs/ 84.07686.037
L/S: SI7636DP PowerPAK/ 4mOhm/ 4.5Vgs/ 84.07636.037
Switching freq->400KHz

SSID = PWR.Plane.Regulator_lp8v0p9v




TI TPS51116 for 1.8V and 0.9V



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UH MPLC1040L1R5 NEC_TOKIN 12.7Arms 68.1R510.20D
 O/P cap: 220U 4V ST220U4VDM 40mOhm 1.9Arms Sanyo/77.22271.19L
 H/S: FDS8880 SO-8/ 12mOhm/ 4.5Vgs/ 84.08880.037
 L/S: FDS6676AS SO-8/ 7.25mOhm/ 4.5Vgs/ 84.06676.A37
 Switching freq-->400KHz



Design Current = 9.5A
 Peak Current = 13.6A
 OCP min = 17.5A

<Variant Name>



21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foos Intel**



Size: A3 Document Number: **DCDC 1.8V/0.9V(TPS5116)** Rev: SC

Date: Friday, May 30, 2008 Sheet: 47 of 58


SSID = VIDEO





SSID = EMC





SSID = Mechanical



Stand off, all on the CPU socket side



SSID = Mechanical



For RF team

<Variant Name>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foose Intel**

Size: A3	Document Number: UNUSED PARTS/EMI Capacitors	Rev: SC
Date: Friday, May 30, 2008	Sheet: 48 of 58	

Version Change List

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	32,19	2007/10/25	IDT	SPDIF_SHDN is no longer used in Dell's M09 audio architecture.	Remove net SPDIF_SHDN from U49 GPIO5 and delete U67.	X01
2	34	2007/10/25	DELL	MEC5035 pin 19 should be RC_ID and pin 30 should be connected with SUSPWROK	Pop R258 and Dummy R259.	X01
3	29	2007/10/25	DELL	Modify 2 capacitors for EMI protection.	Change C87,C88 from 1Kp to 300p.	X01
4	30	2007/10/25	DELL	Reserve an option for WiMAX LED.	Add R724(DUMMY).	X01
5	11	2007/12/26	DELL	Add level shift circuit for Cantiga HDA interface.	Add U90,R373,R377,C7280,C7279,R359,R355,R379,R363, Delete Q69,Q71,RN87,R727,R732,C827,R730,R729,Q70	X01
6	22	2007/11/06	DELL	Remove one SPI flash ROM.	Delete U68.	X01
7	23	2007/11/06	Wistron	Reserve an option for AC_PRESENT GPIO function.	Add R725(0 ohm)	X01
8	14	2007/11/06	Wistron	Follow Intel Montevina CRB Schematics for VCC_PEG.	Change L49 to R1836(0 ohm)	X01
9	22	2007/11/06	Wistron	Follow Intel Montevina design guide revision 1.0.	Change R600 PU from +1.05V_VCCP to +1.5V_RUN.	X01
10	40	2007/11/06	Wistron	Fine tune +3.3V_RUN power sequence.	Change C377(0.1u) to C654(470p).	X01
11	6	2007/11/06	Wistron	ITP connector dummy. So serial resistors dummy.	Dummy R51,R55.	X01
12	31	2007/11/06	Wistron	Correct USB differential pair connection.	U20 pin3,pin5 swap.	X01
13	24	2007/11/06	Wistron	Follow Intel Montevina design guide revision 1.0 to disable Intel LAN function.	Delete L41,C260,C702 and add C977(0.1u) for ICH PinA27.	X01
14	34,35	2007/11/08	DELL	GPIO table(10/25)update MEC5035: 1.Updated RC_ID system configurations ECE5028: 2.Changed pin82 GPIOB2 from USB_CHARGER_PWR_EN# to ESATA_USB_PWR_EN# 3.Change pin104 GPIOA7 from ESATA_USB_PWR_EN# to USB_POWERSHARE_PWR_EN#	1.Pop R261 and C310,Change C310 from 220p to 4700p. 2.Changed 5028 pin82 GPIOB2 from USB_CHARGER_PWR_EN# to ESATA_USB_PWR_EN# 3.Change 5028 pin104 GPIOA7 from ESATA_USB_PWR_EN# to USB_POWERSHARE_PWR_EN#	X01
15	22,25,35	2007/11/09	DELL	MDC_RST_DIS# change from ICH9M to 5028 pin102 MDC_RST_DIS# pullup voltage should be +5V_ALW	MDC_RST_DIS# change from ICH9M to 5028 pin102 R302 change PU from +3.3V_RUN to +5V_ALW	X01

<Variant Name>



Title			Foos Intel		
Size	Document Number	Rev			
A3	Version change list 1	SC			
Date: Friday, May 30, 2008	Sheet 49	of 58			

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
16	35	2007/11/09	DELL	2.5V_RUN_PWRGD is OD pin need to PH.	Pop R283.	X01
17	37	2007/11/09	DELL	add "+NBDOCK_DC_IN_SS" to dock connector pin41 for battery protection.	add "+NBDOCK_DC_IN_SS" to dock connector pin41 for battery protection.	X01
18	33	2007/11/09	DELL	Correct Internal MIC schematics.	Add R1542(100k ohm) resistor between U48B pin6 and pin7.	X01
19	20	2007/11/09	Wistron	Correct LED leakage issue.	Change R1,R31,R15,R86,R101,R136,R187,R87,R88 from 10K ohm to 20K ohm.	X01
20	29	2007/11/15	Wistron	LAN connector LED color mapping correction.	RJ1 pinA1 change net name to green LED, pinA3 change net name to orange LED, pinB2 change net name to yellow LED.	X01
21	23	2007/11/16	DELL	ICH9 GPIO11 pull high power plan correction.	Change R224 pull high from +3.3V_RUN to +3.3V_ALW_ICH	X01
22	21	2007/11/21	Wistron	Follow Intel design guide for internal VRM pull high resistor.	Change R203, R206 pull high resistance from 330K 5% to 332K 1%.	X01
23	7,28,32	2007/11/21	KDS	Follow Crystal vendor KDS's test report to change capacitance.	Change C187,C176 from 12pF to 10pf. Change C207 from 27 pf to 33pf. Change C393,C398 from 27pf to 12pf.	X01
24	34	2007/11/22	Wistron	RoHS issue.	Change X6 crystal Vendor from KDS to EPSON. And change C722 from 27pf to 33pf.	X01
25	35	2007/11/23	Wistron	Change Board ID for X01.	Pop R296, Depop R310.	X01
26	31	2007/11/26	DELL	Follow DELL spec to change USB power switch.	Change U13 from TPS2062D to TPS2062AD.	X01
27	36	2007/11/29	DELL	Request by TDC,Peace. GG_List 20071128.	change R362 from 22 ohm to 0 ohm.	X01
28	36	2007/11/29	DELL	Request by TDC,Peace. GG_List 20071128.	Add U87,C2706,R2542(DY),R2594(DY).	X01
29	34	2007/11/29	DELL	Request by TDC,Peace. GG_List 20071128. Dummy SPI ROM and related component(R and C) on EC side.	Dummy R671,R625,R626,U75,R657,R656,R655,C753.	X01
30	34,36,37,39,42	2007/11/30	DELL	Request by TDC,Peace. GG_List 20071128.	Netname need to change as below: From "ACAV_IN_DOCK" to "ACAV_DOCK_SRC" From "ACAV_IN_DOCK#" to "ACAV_DOCK_SRC#" From "ACAV_IN_MB/DOCK" to "ACAV_IN"	X01
31	35	2007/11/30	DELL	Request by TDC,Peace. GG_List 20071128.	Add U88 and C2707.	X01

Core Design:

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Foose Intel			
Size A3	Document Number Version change list 2	Rev SC	
Date: Wednesday, April 23, 2008		Sheet 50	of 58

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
32	35,42	2007/11/30	DELL	Request by TDC,Peace. GG_List 20071128.	ECE5028 pin70 NC(delete ADAPT_TRIP_SEL) and delete R370.	X01
33	36,42	2007/11/30	DELL	Request by TDC,Peace. GG_List 20071128.	Add connection from MAX8731A_IINP(Charger pin8) to EMC4002 pin45 and add R2202 resistor between the connection	X01
34	20	2007/11/30	Wistron	Correct I/O Board LED twinkle issue when adapter plug in.	Add R2838 PU to +3.3V_ALW and remove R180.	X01
35	7	2007/11/30	Wistron	Follow Intel CRB.	Change R562 from 2.2K to 10K.	X01
36	28	2007/12/03	Broadcom	Make sure the PWR_DOWN pin is only pulled to GND and never asserted (Sighting S2_5761_31695).	Dummy R549.	X01
37	32	2007/12/04	IDT	Change thermal pad from GND to NC pin.	U49 pin 49 NC.	X01
38	36	2007/12/05	Wistron	Request by Power Team	Change R2202 pin2 connect to ISL88731_ICM, Change R2202 pin1 net name to ISL88731_ICM_4002	X01
39	30	2007/12/05	DELL	Add OR gate for WWAN,WPAN radio disable.	Add D53 and R710(DY),	X01
40	36	2007/12/05	DELL	Use diode to implement OR gate.	Delete C2706 and U87. Add D757,R2504.	X01
41	30,31	2007/12/05	Wistron	IO board connector swap 180	Modify IOB1 schematics. WWAN1 pin8,10,12,14,16 change to NC. Delete C46,C31	X01
42	32,33	2007/12/05	Wistron	Audio GND noise issue.	Add R370,R214,R180 three 0 ohm resistance C576.2,C523.2,C498.2,U62.8,C525.2,C524.2,C431.2, C464.2,C465.2,U49.26,U49.42 connect to AUD_AGND	X01
43	18	2007/12/06	Wistron	CRT issue	C445, C432, C419 change from 6.8pF to 2.2pF. L30, L31, L32 change from 30 ohm to 22 ohm bead. Dummy C435, C436.	X01
44	28	2007/12/06	Wistron	BCM5756 request	When use BCM5756, R579,R580 Dummy When use BCM5761, R579,R580 Non-Dummy	X01
45	32	2007/12/06	IDT	Codec thermal pad needn't connect to GND.	U49 pin49 NC	X01
46	32	2007/12/06	Wistron	Follow M09 audio refence schematics.	Delete C411 short U49 pin23,24 Change C412 from 1uF to 0.1uF	X01

<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Version change list 3			
Size A3	Document Number	Rev SC	
Date: Wednesday, April 23, 2008	Sheet 51	of 58	

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
47	21	2007/12/11	Wistron	Eye diagram fail.	Change R634 from 24.9 ohm to 21 ohm.	X01
48	18	2007/12/11	Wistron	Prevent leakage form CRT SWITCH to +3.3V_RUN	Add D54	X01
49	34	2007/12/14	Dell	Request by TDC,Peace. GG_List 20071213.	Remove U76 and C742	X01
50	23	2007/12/14	Dell	Change PCIE_MCARD1_DET# pull high power rail to +3.3V_ALW_ICH because ICH9M GPIO24 is suspend power plane.	Dummy R231 and add R309(PCIE_MCARD1_DET#) pull high to +3.3V_ALW_ICH	X01
51	11	2007/12/14	Dell	Intel recommend that SDVO_CTRLCLK/SDVO_CTRLDATA and DDPC_CTRLCLK/DDPC_CTRLDATA need to change PH resistor from 100K to 4.02K for Display Port	Change RN15 and RN4 from 100K to 4.7K ohm.	X01
52	6,14	2007/12/14	Dell	Intel recommend to depop D19,R181,R56	Dummy D19,R181,R56	X01
53	13	2007/12/14	Dell	Intel recommend to Change LVDS_IBG PD resistor to 2.4K	R173 change to 2.4K	X01
54	36	2007/12/14	Dell	Disable EMC4002 LDO.	Dummy R399. Add R607(10K) to GND.	X01
55	34	2007/12/14	Dell	Change RCID pull high resistor from 1K to 2K.	R261 change from 1K to 2K ohm.	X01
56	18,19	2007/12/14	Dell	Due to TV function be removed from LIO Docking, connect TV signals to MB TV connecter directly	NC U25 pin15,19,20,22,23,25,26,29,31 NB TV_CVBS,TV_C,TV_Y connect to page19 directly	X01
57	19,20	2007/12/14	Wistron	Battery LED color correction.	Use U20 GPIO156 to control amber battery LED, Use U20 GPIO157 to control blue battery LED.	X01
58	28,29	2007/12/15	Wistron	LPC concern for TPM and China TPM.	Add R542,R594,R595,R596,R597 and set BOM control.	X01
59	33	2007/12/15	Dell	To limit the headphone FSOV.	Add R6698,R6504(1K) to net AUD_HP1_OUT_R1 and AUD_HP1_OUT_L1.	X01
60	14	2007/12/17	Wistron	CRT water-wave issue.	Delete L3. Add U89, C8335(1uF),8336(1uF),R8139(0 ohm)	X01
61	19,20	2007/12/19	Wistron	Breath power LED color correction.	Add Q74,R7240,EC35	X01

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Foose Intel			
Size A3	Document Number Version change list 4	Rev SC	
Date: Wednesday, April 23, 2008	Sheet 52	of 58	

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
62	32,33	2007/12/19	Wistron	Audio noise GND issue.	Change page 32,33 some GND to D_GND and AUD_AGND	X01
63	13,37	2007/12/28	DELL	DVI Smbus and Display port AUX,AUX# issue.	Add U2,U4,RN138,RN137,RN280,RN281,R5733,R5734,R5728,R5731. Modify U1,U3,U5.Delete R10,R36. Add dummy parts RN143,RN144,R4,R5,R6,R8.	X01
64	34,37	2007/12/28	DELL	GPIO table update.	Remove ACAV_DOCK_SRC# connection from 5035 pin41 and name pin41 as DOCK_POR_RST# and connect to docking connector pin140.Add R5727,C5316,R5391,R5729(DUMMY).	X01
65	37	2007/12/28	DELL	Change DOCK_DET# PH to +3.3V_ALW to prevent RTC leakage when docked.Dummy original PH resistor and add a new 100K PH to +3.3V_ALW.	Add R390 pull-high to +3.3V_ALW. Dummy R277.	X01
66	26	2007/12/28	DELL	Follow Ricoh's suggestion to modify schematic. (1) Apply pull-down resistor to SPKROUT pin. (2) Add capacitors for CCD[2:1]# (3) Add capacitor for FIL0, 0.01uF	(1)Add dummy R3380(100K) to GND. (2)Add C9387 and C9409(270pF) to GND (3)Pin A14 add C9279(0.01uF) to GND	X01
67	35	2007/12/28	DELL	LCD/LED will keep had power with USB device when unplug AC & Battery	Delete RN48,RN52. Add R371,R44. USB_SIDE_EN# pull high R281(100K) to +3.3V_ALW_2 USB_POWERSHARE_PWR_EN# pull high R387(100K) to +3.3V_ALW_2	X01
68	42	2008/03/03	Wistron	ACAV_IN signal issue.	Change PC100706 to 0.1uF. Change PR100712 pull high to +3.3V_ALW.	X02
69	11,37	2008/03/03	Dell	Display port issue.	Exchange R5728 and C22 location. Exchange R5731 and C24 location. Exchange R5733 and C14 location. Exchange R7534 and C1 location. Change RN4,RN15 from 4.7K to 2.2K. Change RN143 Pull high to +3.3V_RUN	X02
70	8	2008/03/04	DELL	H_THERMDA/H_THERMDC corsstalk +PWR_SRC concern.	Pop C79.	X02
71	41	2008/03/04	Wistron	For better RUN power plane stability.	Add C716,C723,C725,C726	X02
72	32	2008/03/04	IDT	Audio PC Beep Issue.	Change R381,R385 to 499K. Dummy R375.	X02
73	33	2008/03/07	Wistron	Speaker left and right channal issue.	Change speaker pin define.	X02
74	19	2008/03/10	Wistron	Improve LVDS SMBUS. Prevent burn KBC.	Add R633,R620(100 ohm) to LCD_SMBUS.	X02
75	31	2008/03/12	Dell	De pop USB switch and add two 0 ohm resistors for USBP0+/USBP0-	Add R274,R275. DUMMY U20.	X02


<Core Design>



Title			Foose Intel		
Size	Document Number				Rev
A3	Version change list 5				SC
Date:	Wednesday, April 23, 2008				Sheet 53 of 58

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
76	32,33	2008/03/12	DELL	TP leakage issue	Dummy RN73 and add PH RN74(100K) to +5V_ALW.	X02
77	34	2008/03/14	Wistron	Reduce RCID noise.	Remove R259.	X02
78	14	2008/03/14	Wistron	Current rating issue.	Change L14,L19 current rating from 60mA to 120mA bead.	X02
79	35	2008/03/14	Wistron	Change Board ID.	Depop R296,R311. Pop R297,R310.	X02
80	18	2008/03/17	Wistron	SW 2nd source pin 54 is select pin.	Short U25 pin 17 and pin 54.	X02
81	32	2008/03/19	Dell	PC beep schematic modify.	Exchange R381,C438 location. Exchange R385,C442 location. U42 pin 12 connect to AUD_AGND. Delete R389,C443. C392 change from 1uF to 10uF. C29 and C40 change from 1uF to 4.7uF. Add C9410,C9411,C9412,C9413(1000pF) to AUD_AGND. Add R8149(0 ohm) Add R8147,R8148(10M) to AUD_AGND. Change C415,C416 to 0.22uF. Change C391 to 0.1nF.	X02
82	37	2008/03/19	Wistron	Display port issue.	Change parts U1,U2,U4,U5. Delete R5728,R5731,R5733,R5734. Add C449,C447 Dummy RN137,RN143	X02
83	34	2008/03/20	DELL	Prevent leakage from docking.	Add D47 and R394.	X02
84	7,28	2008/03/20	TXC	Follow crystal test report to modify schematics.	Change C176 to 15pf. Change C187 to 18pF.	X02
85	43	2008/03/20	Wistron	Hung up issue.	Change net name +CPU_PWR_SRC_PHASE1 to +CPU_PWR_SRC Add C9414,C9415(Dummy) 10uF/25V 1206	X02
86	35	2008/03/24	DELL	Change net name from WIRELESS_ON/OFF# to WIRELESS_ON#/OFF due to M09 EC code change.	Change net name from WIRELESS_ON/OFF# to WIRELESS_ON#/OFF.SW1_Pin1 change to GND, Pin3 change to NC.	X02
87	32	2008/03/24	ADI	For Docking Audio.	Connect U42 Pin 13 and 14 to AGND. Change C392 to 4.7uF. Change the L29 to BLM18EG601SN1. Connect U42 Pin29 thermal pad to AGND. Change C415 and C416 to 0.22uF, 25V, and in X5R or X7R material. Change C417 and C418 to 1uF, 25V and in X5R or X7R material. Change C464 to 0.1uF and populate C465 with 1uF.	X02

-<Core Design->



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foose Intel**

Size: A3	Document Number: Version change list 6	Rev: SC
Date: Wednesday, April 23, 2008	Sheet: 54	of: 58

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
88	28	2008/03/24	DELL	LOM schematics modify to prevent wrong behavior when using China TPM or Broadbom TPM.	Change C653 to 1uF 0603. Change R555 to 0 ohm. Populate R537 when C_TPM. Add R8150 to LRESET#, Populate RN282, RN283 10k pull-up to LCLK, LAD0~3, LFRAME#, LRESET# when C_TPM.	X02
89	30	2008/03/25	DELL	LED_WLAN_OUT# need PH 100K to +3.3V_WLAN	Add R418 puu-high to +3.3V_WLAN	X02
90	35	2008/03/25	DELL	Add one 10uF caps on 5028 VCC1 power pin	Reserve C55 to 5028 VCC1.	X02
91	20,30	2008/03/25	DELL	For WIMAX LED support post RTS	Pop R321 and R724 and pop R88, Q16, R89	X02
92	37	2008/03/25	DELL	For E-Docking ESD issue, please reserve 0.1uF on DPB_DOCK_HPD_R and DPC_DOCK_HPD_R	Reserve C455 to DPB_DOCK_HPD_R. Reserve C462 to DPC_DOCK_HPD_R.	X02
93	37	2008/03/25	DELL	Reserve ESD diode for Docking power	Reserve D1 to +DOCK_PWR_SRC	X02
94	35	2008/03/25	DELL	Change DOCK_AC_OFF circuit	Add R436(Dummy), D48, R2	X02
95	22.35	2008/03/25	DELL	Add one GPIO to control SPI ROM write_protect function	Add connection named "SPI_WP#_SEL" from 5028 pin 23 to SPI ROM pin 3 through a 0 ohm(R437) resistor	X02
96	48	2008/03/25	Wistron	Add Caps for EMI demand	Add EC4, EC17, EC36, EC37, EC38, EC39	X02
97	35	2008/03/26	Wistron	Leakage Issue.	Dummy R283.	X02
98	37	2008/03/26	DELL	Docking connector pin 140 connect to DOCK_POR_RST# directly.	Delete R5727, R5729	X02
99	7	2008/03/26	DELL	CLK_PCI_DOCK is shared with CLK_PCI_PCCARD. Change CLK_PCI_PCCARD net from pin32 to pin33 of CLKGEN.	Change CLK_PCI_PCCARD to U27 pin33. Change R575 to 33 ohm. Change R571, R192, R188 to 22 ohm	X02
100	32	2008/03/26	DELL	Can remove R416 to make trace routing smoother. This pull-up is not needed in 92HD71B codec	Remove R416.	X02
101	6	2008/03/27	DELL	ITP - To expedite M09 debug, system should have the correct ITP termination and resistor pop options.	Change R53 to 27 ohm, R61 to 39 ohm, R54 to 649 ohm, R50 to 150 ohm, R55 to 124 ohm.	X02
102	32	2008/03/27	Wistron	No need these test point and resistor.	Remove R354 and NC U42 pin21,22	X02
103	33	2008/03/27	DELL	THD+N performance on codec Port A is too marginal	Change C519 and C520 to 2.2 uF.	X02
104	20	2008/03/28	DELL	Module internal pull high issue.	Add R259 pull high to +3.3V_RUN.	X02
105	19,20	2008/03/28	Wistron	Lesson learn from DB2. Can not drive 2 LEDs by the same resistor.	Add R8151, R8152.	X02

<Core Design>



Title		Foose Intel		Rev	SC
Size	A3	Document Number	Version change list 7		58
Date:	Wednesday, April 23, 2008	Sheet	55	of	58

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
106	26,27	2008/03/28	Wistron	For EMC request.	Pop C361,C362,C364,C365 Change R392 to EC49, R330 to 0ohm	X02
107	36	2008/03/28	Wistron	EMC4002 Pin20 is a Push-Pull output Pin. It's OK for no pull high.	Depop R400.	X02
108	11	2008/03/28	Wistron	Lost audio driver issue.	Change R158,R377 to 33 ohm	X02
109	39	2008/03/28	Wistron	EMI request.	Add R8153,C9416	X02
110	37	2008/03/28	Wistron	Dock pull high issue.	Delete RN137,RN143,RN144,RN138 Add R329,R354,R416,R438,R439,R440,R441,R442	X02
111	33	2008/03/31	IDT	Audio modification.	Change C520,C519 to 10uF. Change R6698,R6504 to 2.2K.	X02
112	34	2008/04/02	Epson	Crystal cap change.	Change C722 from 33p to 27p.	X02
113	7	2008/05/14	Wistron	IPT no used.	Dummy RN8.	A00
114	20	2008/05/14	Wistron	Breath LED schematics modify.	Reserve Q44	A00
115	20,30	2008/05/14	Wistron	15 with no WWAN LED.	DY R259,R88,Q16,R89,R89,R724	A00
116	40	2008/05/14	DELL	Modify power on logic section.	1. Remove 5V,3.3V,3.3V_LAN_PWRGOOD plane. 2. U65.8 NC, U65.9 connect to GND	A00
117	34	2008/05/16	Wistron	Remove BIOS ROM from KBC.	Remove U75,R671,R625,R626,R655,R656,C753,R657.	A00
118	32	2008/05/20	ADI	Audio modification by ADI's suggestion.	Add R8149 instead of 0 ohm.	A00
119	45,46,47	2008/05/16	Wistron	Modify OCP R trip request by Wistron power team.	Change PR644 to 280kohm, PR680 to 120kohm, PR462 to 8.66kohm, PR649 to 4.32kohm	A00
120	11,40	2008/05/22	DELL	Minicard NG issue.	1. Add +3.3V_LEVELSHIFT power plane. 2. Change U90 pin16 to +3.3V_LEVELSHIFT. 3. Modify U90 pin8 to +3.3V_LEVELSHIFT power plane.	A00
121	46,40	2008/05/22	DELL	Modify capacitor for power sequence.	Change PC779 to 1kpf, C654 to 0.1uF.	A00
122	23,34	2008/06/03	DELL	Modify KBC GPIO.	Add R461. Reserve R460,R462.	A00
123	20	2008/06/03	DELL	LED brightness issue.	Modify R92,R99,R8151,R8152,R90,R89 to 1K ohm.	A00
124	37	2008/06/04	Wistron	EMI test pass while short the common choke pad.	Delete L46,L49,L50,L53,L54,L55,L56,L57.	A00
125	29	2008/06/04	Wistron	Change TCM BOM control description.	Modify R1849,R156 BOM description.	A00


<Core Design>



Title		Foose Intel		Rev	SC
Size	Document Number	Version change list 8		Date	58
A3				Wednesday, June 04, 2008	58 of 58


Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	38	2007/11/20	DELL	sequence issue	Change R10831 for NB_AC_OFF	X01
2	39	2007/11/20	DELL	leakage issue	ADD Q10072 R10050 D10053	X01
3	42	2007/11/20	DELL	thermal issue	change L28 R348	X01
4	42	2007/11/20	DELL	sequence issue	ADD Q72 R10832, R10832 pin2 connect R394 PIN 2 , R75 PIN1 +SDC_IN change to +DC_IN_SS	X01
5	39	2007/12/04	DELL	sequence issue	ADD Q100073 D connect SW_GND	X01
6	39	2007/12/04	DELL	leakage issue	ADD Q100073 G connect ACAV_DOCK_SRC#	X01
7	42	2007/12/04	DELL	A global signal name change for all notebooks	ACAV_IN_NB change ACAV_IN	X01
8	42	2007/12/04	DELL	A global signal name change for all notebooks	CHAGER_SRC change ACAV_IN	X01
9	42	2007/12/04	DELL	DOCK issue	add Q10073,R100811,R100812,R100811,SW_GND	X01
10	42	2007/12/04	DELL	DOCK issue	add R100713, R100712,C100706,R100714, C100707,R100711,R100710,R100504,R100505 ACAV_IN_NB	X01
11	42	2007/12/04	DELL	Change function	add R100506 pin2 and R100813 pin2 ISL88731_ICM	X01
12	42	2007/12/04	DELL	Change function	MAX8731A_IINP change ISL88731_ICM	X01
13	42	2007/12/04	DELL	Change function	Dummy R430,C489,C490,R377,R371,R373,C425,C426, C448,C447,R429,R382,Q46,R390,R26	X01
14	38, 39, 42, 43, 44, 45, 46, 47	2007/12/17	Wistron	To identify power parts and EE parts	Add power team component "P"	X01
15	39	2007/12/28	DELL	DOCK issue	Add PQ95(84.00358.A31) , PQ547, PR550, PQ94, PQ99 , PR537,PQ538, EN_DOCK_PWR_BAR#	X01
16	42	2008/03/19	DELL	convenient test	Add PG90,PG91,PG92,PG93	X02

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Foose Intel			
Size A3	Document Number Power Version change list	Rev SC	
Date: Wednesday, April 23, 2008	Sheet 37	of 58	

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
17	42	2008/03/19	DELL	DOCK ACIN and main board ACIN , but main board adapter no power , test remove DOCK ACIN have leakage.	Add Diode (PD12) , NET(leakage A)	X02
18	42	2008/03/19	DELL	Can't check ACAV_IN_NB	Change NET(+3.3_ALW) , Cap (PC100706)	X02
19	39	2008/03/19	DELL	remove DOCK ACIN have leakage current(roush)	ADD PR8140 ,PC9410	X02
20	39	2008/03/19	DELL	Leakage current issue	ADD PR81411	X02
21	39	2008/03/25	DELL	Pull and insert adapter	ADD PD30	X02
www.kythuatvitinh.com						

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Foose Intel**

Size: A3 Document Number: **Power Version change list** Rev: **SC**

Date: Wednesday, April 23, 2008 Sheet 58 of 58