

Thurman UMA Schematics Document


uFCPGA Mobile Merom

Intel Crestline-GM + ICH8M

2007-04-23

REV : SC (DELL:X02)

www.kythatvitr.com

<Variant Name>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Thurman UMA			
Size A3	Document Number COVER PAGE	Rev SC	
Date: Monday, April 23, 2007		Sheet 1 of	46

Thurman UMA Block Diagram

Project code: 91.4C301.001
 PCB P/N : 06253
 REVISION : SB

Thermal Sensor
EMC4001 28

Clock Generator
CY28547LFXC 6

SMBus

Intel Mobile CPU
Merom 4M
FSB:667/ 800 Mhz
7,8

CRT 18

LCD 19

HDMI 18

SIL 1392 17

RGB

LVDS

HDMI

SDVO

Crestline-GM

AGTL+ CPU I/F
 DDR Memory I/F
 EXTERNAL GRAPHICS

9,10,11,12,13,14

200-PIN DDR2 SODIMM

UNBUFFERED
DDR2 SODIMM
Socket 15

UNBUFFERED
DDR2 SODIMM
Socket 16

System DC/DC
TPSS1120 41

INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW +5V_SUS +3.3V_SUS +3.3V_RTC_LDO

System DC/DC
TPSS1124 42

INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VCCP +1.5V_RUN

DDR2 DC/DC
TPSS1117 43

INPUTS	OUTPUTS
+PWR_SRC	+1.8V_SUS

LDO
TPSS1100 43

INPUTS	OUTPUTS
+1.8V_SUS	+0.9V_DDR_VTT V_DDR_MCH_REF

LDO
SC339SKTRT 44

INPUTS	OUTPUTS
+PWR_SRC	+1.25V_RUN

Intel ICH8-M Enhanced

USB 2.0/L1 ports (10)
 PCI Express ports (6)

High Definition Audio
 ATA 66/ 100
 SATA (3)
 LPC I/F
 SPI
 ACPI L1
 PCI/PCI BRIDGE

20,21,22,23,24

SATA HDD 26

ODD Bay 26

SATA

PATA IDE

Headphone AMP.
MAX4401A 31

LINE OUT / HP

Digital MIC 19

MIC IN

Azalia CODEC
STAC 9228 30

AZALIA

Headphone AMP.
MAX9789A 31

LINE OUT / HP

INT. SPKR *2 31

BIOS
SPI FLASH
16Mb 33

EC
SMSC MEC5025 32

SIO Expander
SMSC ECE5021 33

CIR 38

Int. KB 34

KBC
SMSC ECE1077 34

Touch Pad 34

Biometric 34

Touch Pad Module

Power Switch 26

Ricoh R5C833
8 in 1 card reader
1394 28

1394
CONN 29

Express Card
Slot 54mm 26

Buletooth 2.1 29

USB*1 left side 38

USB*1 Right side 38

Mini-Card
WWAN 27

SIM
CONN 27

Mini-Card
802.11a/g/n 27

LAN BCM5906
10/100 NIC 25

RJ45
CONN 25

Camera 19

Battery Charger
MAX8731 38

INPUTS	OUTPUTS
+PWR_SRC	+VCHGR

CPU DC/DC
ISL6260C 39,40

INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

PCB LAYER


L1: TOP
 L2: GND
 L3: Signal
 L4: Signal
 L5: VCC
 L6: Signal
 L7: GND
 L8: BOT

<Variant Name>


DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title Thurman UMA		
Size A3	Document Number BLOCK DIAGRAM	Rev SC
Date: Monday, April 23, 2007	Sheet 2	of 46

ICH8 SMBus Block Diagram



KBC SMBus Block Diagram



CLOCK_GEN CY28547

27M_SS/LCD96_100M SELECTION TABLE

BYTE 15 IO_VOUT[2,1,0]		
Bits s1	Bit4 s0	Spread Spectrum S(1:0)
0	0	-0.5%(Default)
0	1	-1.0%
1	0	-1.5%
1	1	-2.0%

Bits	Bit1	Bit0	IO_VOUT[2,1,0]
IO_VOUT2	IO_VOUT1	IO_VOUT0	
0	0	0	0.3V
0	0	1	0.4V
0	1	0	0.5V
0	1	1	0.6V
1	0	0	0.7V
1	0	1	0.8V(Default)
1	1	0	0.9V
1	1	1	1.0V

PIN34	0 UMA	1 DISC.
FCTSEL1		
PIN43	DOT96T	27M_NonSpread
PIN44	DOT96C	27M_Spread
PIN47	LCD100/96T	SRCT_0
PIN48	LCD100/96C	SRCC_0

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

INTEL CRESTLINE STRAP PIN

* is Default setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	Moby Dick	Calistoga *
CFG 7	DT/Transportable CPU	Mobile CPU *
CFG 9	Reserved Lane	Normal Operation *
CFG 10	Reserved	Mobility *
CFG 11	Calistoga *	Reserved
CFG 16	FSB Dynamic ODT Disabled	Enabled *
CFG 18	VCC Select 1.05V *	1.5V
CFG 19	DMI Lane Reserved Normal Operation *	Reserved Lane
CFG 20	PCIE/SDVO Select Only PCIE or SDVO is operation *	PCIE and SDVO are operation simu
SDVO_CTRLDATA	No SDVO Device present *	SDVO Device present

CFG[13:12]	
LL	Reserved
LH	XOR Mode Enabled
HL	All Z Mode Enabled
HH	Normal Operation *

PCIE Routing

LANE#	Routing
LANE1	MiniCard WWAN
LANE2	MiniCard WLAN
LANE3	No use
LANE4	Express Card
LANE5	No use
LANE6	10/100 LOM

ICH USB TABLE

USB0	USB1
USB1	USB2
USB2	
USB3	
USB4	Biometric
USB5	Camera
USB6	Express Card
USB7	BT
USB8	
USB9	MINI Card WWAN

PCI ROUTING

	IDSEL	INT	REQ	GNT
1394/MediaCard	AD17	C D	1	1

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/PCIE Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIE Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPIO20	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space) Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high
SATALED#	PCIE LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
SPIO33/HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap		
ICH_RSVP_p3	A2_DOUT_ICH	Description
0	0	RPD
0	1	Enter XOR Chain
1	0	Normal Operation(Default)
1	1	Set PCIE port cofig bit1

A16 swap override strap		
PCI_GNT3#	low = A16 swap override enable	high = default
0	1	SPI
1	0	PCI
1	1	TPC(Default)

BOOT BIOS Strap		
PCI_GNT0#	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	TPC(Default)

Integrated VccSus1_05,VccSus1_5,VccCL1_5		
SM_INTVRMEN	High=Enable	Low=Disable
LAN100_SLP	High=Enable	Low=Disable

DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Defaule
	High=No Reboot

8.2K PULL HIGH



INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Thurman UMA	
Size	Document Number	Rev
A3	Table of Content	SC
Date: Monday, April 23, 2007	Sheet 4 of	46






ITP Debug Conn.

<Variant Name>



Title		
Thurman UMA		
Size	Document Number	Rev
A3	ITP Debug	SC
Date:	Monday, April 23, 2007	Sheet 5 of 46

CLKREQ PULL HIGH



SEL2	SEL1	SELO	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

ICS: 71.09333.A03 ICS9LPR333CKLFT
SB:70216

PIN34	0 UMA	1 DISC.
FCTSEL1		
PIN43	DOT96T	27M_NonSpread
PIN44	DOT96C	27M_Spread
PIN47	LCD100/96T	SRCT_0
PIN48	LCD100/96C	SRCC_0

PIN9	PIN39
PGMODE	DISCUPTION
0	VTT_PWRGD#/PD
1	CKPWRGD/PD# (DEFAULT)


<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: **A3** Document Number: **CLK_GEN CY28547** Rev: **SC**


Date: Monday, April 23, 2007 Sheet 6 of 46





Use old Symbol replace New P/N
original value:SKT-CPU478P-GP

layout note:Zo =55
ohm , 0.5" MAX for
GTLREF

TEST3 and TEST5
For the purpose of testability,
route these signals through a ground
referenced Zo=55ohm trace that ends
in a via that is near a GND via
and is accessible through an
oscilloscope connection.





10uF 0805 X5R -> 85 degree C ,
Or better such As X6S and X7R

Layout note:
Place R53 and R54 within 1" of CPU.
Routing VCC_SENSE and VSS_SENSE at
27.4 ohms with 50 mils spacing.


Layout note:
place C59 near
PIN B26

<Variant Name>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: A3	Document Number: 06.CPU-POWER (2/2)	Rev: SC
Date: Monday, April 23, 2007	Sheet: 8	of: 46



H_REF Decoupling Crestline
close Crestline 100 mil



H_SWING routing Trace width and Spacing use 10 / 20 mil

H_SWING Resistors and Capacitors close Calistoga 500 mil (MAX)

From Schematic Design Checklist v.1201

221 1% pull high 100

1% pull low

H_SWING

+1.05V_VCC

R465 221R2F-2-GP

R464 100R2F-L1-GP-U

C683 SCD1U10V2KX-4GP

H_SCOMP and H_SCOMP# Resistors and Capacitors close Calistoga 500 mil (MAX)

Zo=55ohms

+1.05V_VCC

+1.05V_VCC

R417

R420

H_SCOMP 54D9R2F-L1-GP

H_SCOMP# 54D9R2F-L1-GP

H_RCOMP routing Trace width and Spacing use 10 / 20 mil

R463

H_RCOMP 24D9R2F-L-GP

<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Thurman UMA

Size A3	Document Number GMCH-FSB LIBC (1/6)	Rev SC
-------------------	---	------------------

Date: Monday, April 23, 2007 Sheet 9 of 46



* is Default setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	Moby Dick	Calistoga *
CFG 7	DT/Transportable CPU	Mobile CPU *
CFG 9	Reserved Lane	Normal Operation *
CFG 10	Reserved	Mobility *
CFG 11	Calistoga *	Reserved
CFG 16	Disabled	Enabled *
CFG 18	VCC Select	1.05V * 1.5V
CFG 19	DMI Lane Reserved	Normal Operation * Reserved Lane
CFG 20	PCIE/SDVO Select	Only PCIE or SDVO is operation * PCIE and SDVO are operation simu
SDVO_CTRLDATA	No SDVO Device present *	SDVO Device present

CFG[13:12]	
LL	Reserved
LH	XOR Mode Enabled
HL	All Z Mode Enabled
HH	Normal Operation *
CFG[2..0] FSB Select	
LHL	FSB 800
LHH	FSB 667
Other	Reserved

Layout Note:
Location of all MCH_CFG strap resistors needs to be close to minimize stub.

US6B 2 OF 10




<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: **A3** Document Number: **GMCH-DM/DDR (2/6)** Rev: **SC**


Date: Monday, April 23, 2007 Sheet 10 of 46




CRESTLINE-GP-U 71.CREST.00U

CRESTLINE-GP-U 71.CREST.00U

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Thurman UMA			
Size	Document Number	Rev	
A3	GMCH-DDR (3/6)	SC	
Date: Monday, April 23, 2007		Sheet	11 of 46



Supply	Signal Group	Icc-max
+1.05V_VCCP	VCC	7.7A
+1.05V_VCCP	VCC_NCTF	A
+1.05V_VCCP	VTT	0.85A
+1.05V_VCCP	VCC_PEG	1.2A
+1.05V_VCCP	VCC_RXR_DMI	0.25A
+1.05V_VCCP	VCC_ATX	84.15mA
+1.8V_SUS	VCC_SM	2.4A
+1.8V_SUS	VCC_SM_CK	0.2A
+1.25V_RUN	VCCA_HPLL	0.05A
+1.25V_RUN	VCCA_MPLL	0.15A
+1.25V_RUN	VCCA_SM_NCTF	A
+1.25V_RUN	VCCA_SM_CK	0.015A
+1.25V_RUN	VCCD_HPLL	0.25A
+1.25V_RUN	VCCA_AXD	0.2A
+1.25V_RUN	VCCA_AXD_NCTF	A
+1.25V_RUN	VCCA_PEG_PLL /VCCD_PEG_PLL	0.1A
+1.25V_RUN	VCCA_AXF	0.35A
+1.25V_RUN	VCCA_DMI	0.1A
+1.5V_RUN	VCCD_TVDAC	0.06A
+3.3V_RUN	VCCA_PEG_BG	0.005A
+3.3V_RUN	VCC_HV	0.1A

(Non-AMT)
(667MHz)
(667MHz)


<Variant Name>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: **A3** Document Number: **GMCH-POWER (4/6)** Rev: **SC**

Date: Monday, April 23, 2007 Sheet 12 of 46





<Variant Name>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**


Size: A3	Document Number: GMCH-GND/LVDA/VGA (6/6)	Rev: SC
Date: Monday, April 23, 2007	Sheet: 14	of: 46




REVERSE TYPE High 5.2 mm



Place close to the DIMM Slot



Place use One Capacitor close to every Two pull-up Resistors



M_CKE[1:0] and M_CS[1:0]# pull-up Resistors close DIMM Slot 1300 mil (MAX)

Others pull-up Resistors close DIMM Slot 750 mil (MAX)


<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **Thurman UMA**

Size: **A3** Document Number: **DDR2-SODIMM1** Rev: **SC**

Date: Monday, April 23, 2007 Sheet 15 of 46




REVERSE TYPE High 9.2 mm




Please close to the DIMM slot

Please use One Capacitor close to every Two pull-up Resistors



M_CKE[3:2] and M_CS[3:2]# pull-up Resistors close DIMM Slot 1300 mil (MAX)
Others pull-up Resistors close DIMM slot 750 mil (MAX)




<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File: **Thurman UMA**

Size	Document Number	Rev
Custom	DDR2-SODIMM2	SC
Date: Monday, April 23, 2007	Sheet 16 of 46	



SPDIF: Stuff
 R1123, R1113, R1115, R1117

<Variant Name>



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: A3	Document Number: S11 1932	Rev: SC
Date: Monday, April 23, 2007	Sheet: 17	of: 46

Setting R,G,B trace impedance to 50 ohm.

14 VGA_RED
14 VGA_GRN
14 VGA_BLU


14 VGA_HSYNC

14 VGA_VSYNC



14 G_DAT_DDC2

14 G_CLK_DDC2


CRT conn.



Item18



HDMI CONN







Variant Name: **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

DELL

File: **Thurman UMA**
Document Number: **CRT/HDMI**
Date: Monday, April 23, 2007

Size: **A3**
Rev: **SC**

Sheet 18 of 46



DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Thurman UMA**

Size: **A3** Document Number: **LVDS** Rev: **SC**

Date: **Monday, April 23, 2007** Sheet **19** of **46**

We would like to change X5 to 82.10026.021 and X3 to 82.30001.691.




RTC circuitry

TPAD28 TP521 +RTC
TRAD28 TP522 RTC_BAT_DET#

SC: 70412T

ICH8-Strap PIN

Integrated VccSus1_05,VccSus1_5,VccCl1_5		
ICH_INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCl1_05		
ICH_LAN100_SLF	High=Enable	Low=Disable



FWH0/LAD0	E5	LPC LAD0	LPC LAD0[.3]	LPC LAD0[.3]	32
FWH1/LAD1	F5	LPC LAD1			
FWH2/LAD2	G8	LPC LAD2			
FWH3/LAD3	F6	LPC LAD3			
FWH4/LFRAME#	C4	LPC LFRAME#	LPC_LFRAME#		32
LDR0#	G9	LPC DR0#	LPC_DR0#		
LDR1#/GPIO23	E6	LPC DR01#			
A20GATE	AF13	SIO_A20GATE	SIO_A20GATE		32
A20M#	AG26	H_A20M#			
DPRSTP#	AE26	H DPRSTP#	H DPRSTP#		7, 10, 39
DPSP#	AE26	H DPSP#			
FERR#	AD24	H FERR#			7
CPUPWRGD#/GPIO49	AG29	H_PWRGOOD	H_PWRGOOD		7
IGNNE#	AE27	H_IGNNE#			7
INTR#	AE24	H_INTR#	H_INTR#		7
ACH20	AE24	H_INTR#			7
RCIN#	AH14	SIO_RCIN#	SIO_RCIN#		32
NMI	AD23	H_NMI#			7
SM#	AG28	H_SM#			7
STPCLK#	AA24	H_STPCLK#			7
THRMTRIP#	AE27	H_THRMTRIP#			ICH
TP8	AA23	TP103	IDE_DD0[.15]	IDE_DD0[.15]	26
DD0	V1	IDE DD0			
DD1	U2	IDE DD1			
DD2	V3	IDE DD2			
DD3	T1	IDE DD3			
DD4	V4	IDE DD4			
DD5	T5	IDE DD5			
DD6	AB2	IDE DD6			
DD7	T6	IDE DD7			
DD8	T3	IDE DD8			
DD9	R2	IDE DD9			
DD10	T4	IDE DD10			
DD11	V6	IDE DD11			
DD12	V5	IDE DD12			
DD13	L1	IDE DD13			
DD14	V2	IDE DD14			
DD15	L6	IDE DD15			
DA0	AA4	IDE DA0	IDE_DA0[.2]	IDE_DA0[.2]	26
DA1	AA1	IDE DA1			
DA2	AB3	IDE DA2			
DCS1#	Y6	IDE DCS1#	IDE_DCS1#		26
DCS3#	Y5	IDE DCS3#			26
DIOR#	W4	IDE DIOR#	IDE_DIOR#		26
DIOW#	W3	IDE DIOW#	IDE_DIOW#		26
DDACK#	Y2	IDE DDACK#	IDE_DDACK#		26
IDEIRQ	Y3	IDE IRQ	IDE_IRQ		26
IORDY	Y1	IDE DIORDY	IDE_DIORDY		26
DDREQ	W5	IDE DDREQ	IDE_DDREQ		26

<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**


Size: A3	Document Number: ICH8M-RTC/IDE/LPC/DHI (1/4)	Rev: SC
Date: Monday, April 23, 2007	Sheet: 20	of: 46

Change to 71.0ICH8.M08


ICH8-Strap PIN

BOOT BIOS Strap		
PCI_GNT#0 (R166)	SPI_CS#1 (R167)	BOOT BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC

Al6 swap override strap	
PCI_GNT#3 (R168)	low = Al6 swap override enable high = default
low	Al6 swap override enable
high	default






BIOS should not enable the internal GPIO pull up



PCIE Interface Routing



LANE1	MiniCard WWAN
LANE2	MiniCard WLAN
LANE3	No use
LANE4	Express Card
LANE5	No use
LANE6	LAN

Layout Note:
Place R235, R237 and R234 within 500 mils from ICH.




	IDSEL	INT	REQ	GNT	PCI Interface Routing
1394/MediaCard	AD17	C	1	1	

Add Buffers as need for Loading and Fanout concerns



EMI within 500 mil of ICH8M













USB0	USB1
USB1	USB2
USB2	USB3
USB3	USB4
USB4	Biometric
USB5	Camera
USB6	Express Card
USB7	BT
USB8	MINI Card WLAN
USB9	

USBBIAS close to ICH8M 500 mils and Trace impedance should be 60 ohm +/- 15%

<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		Thurman UMA	
Size	Document Number	ICH8M-PCIE/USB/SPI/DMI (2/4)	
A3		Rev	SC
Date: Monday, April 23, 2007		Sheet	21 of 46




<Variant Name>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Thurman UMA

Size A3	Document Number ICH8M-CL/PM/GPIO (3/4)	Rev SC
-------------------	--	------------------

Date: Monday, April 23, 2007 Sheet 22 of 46




Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Thurman UMA
 Title: **ICH8M-POWER (4/4)** Rev: **SC**
 Size: **A3** Document Number: **SC47U6D3V3KX-GP**
 Date: **Monday, April 23, 2007** Sheet: **23** of **46**

SSID = THERMAL

REM_DIODE1_N and REM_DIODE1_P routing Trace width and Spacing use 10 / 10 mil
Place inside CPU socket

C300 Please close to Guardian

Close to Pin5, Pin6

Close to Pin9

C295 Please close to Guardian

H_THERMDA and H_THERMDC routing Trace width and Spacing use 10 / 10 mil

REM_DIODE4_N and REM_DIODE4_P routing Trace width and Spacing use 10 / 10 mil

Thermal sensor for Mini Card should be placed TOP Side under WWAN CARD


C260 Please Close to Guardian

C276 Please Close to Guardian

Place near the bottom SODIMM CONN

Note :
 $VSET = (T_p - 70) / 21$
 $3.3 * (R411 / R406 + R411) = (T_p - 70) / 21$
 Where $T_p = 70$ to 101 degrees C
 T_p set at 88 degrees C
 Guardian temp tolerance = +/- 3 degrees C

Version B: 74.04001.A73



should be placed BOT DIMM

pull up on SIO

C916, C459, C472 Please Close to Guardian


CPU THERMALTRIP

MCH THERMALTRIP



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thurman UMA		
Size	Document Number	Rev
A3	FAN/EMC4001	SC
Date: Monday, April 23, 2007	Sheet 24 of	46




Core Power Decoupling

REGSEN12 and REGSEN25 should be routed using a trace from the load (PNP) back to the controller. Do not use a direct connection to the power plane.
Use 8mils trace width for these signals

Layout Note: PNP Q64 and Q61 needs 0.5 inch by 0.5 inch thermal relief pad.

Place crystal less than 0.75" (-1.9cm) from LAN Controller

LAN CONN




Title		
Thurman UMA		
Size	Document Number	Rev
A3	LAN BCM5906/RJ45	SC
Date:	Monday, April 23, 2007	Sheet 25 of 46

Yellow LED:TX/RX
Orange LED:Speed 100
Green LED:Speed 10


Version A2: 71.05906.B03

SSID = IDE & SATA





SATA HDD Connector



ODD Connector



Express Card




DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title Thurman UMA		
Size A3	Document Number HDD/ODD/TO EXPRESS BD CONNS/C	Rev
Date: Monday, April 23, 2007	Sheet 26	of 46

JMINI Pin	Debug Pin Name	EC Pin
16	HOST_DEBUG_TX	70
17	HOST_DEBUG_RX	71
19	8051_TX	82
42	8051_RX	81






DEBUG PINS



MiniCard WLAN connector



MiniCard WWAN connector



Variant Name: **DELL Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Thurman UMA**

Size: **A3** Document Number: **MINICARD/WLAN/WWAN** Rev: **SC**

Date: **Monday, April 23, 2007** Sheet: **27** of **46**

SSID = 1394

600ohm 100MHz
200mA 0.5ohm DC



www.kytronatviti.com

<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title: **Thurman UMA**

Size: **A3** Document Number: **1394 R5C833** Rev: **SC**




Date: **Monday, April 23, 2007** Sheet 28 of 46

SSID = 1394


Card Reader CONN




SNIFFER BOARD CONN



www.kyathuatvithinh.com




These 1394 signals are high speed differential pairs and must be kept equal length with a differential impedance (Zo) of 110 ohms.



Place these parts near U20 (R5C833) Circuit area: As small as possible

Bluetooth Module conn.






<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: A3	Document Number: 8in1/1394/SNIFFER BD CON/BT	Rev: SC
Date: Monday, April 23, 2007	Sheet 29 of 46	




<Variant Name>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Thurman UMA**

Size: **A3** Document Number: **CODEC STAC9228** Rev: **SC**


Date: Monday, April 23, 2007 Sheet 30 of 46




Speaker



LINE1 OUT




GAIN SETTING




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB


Signal inverter for speaker shutdown



AND Gate for HP Mute Function



LINE2 OUT




<Variant Name>








DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: **A3** Document Number: **AUDIO AMP** Rev: **SC**

Date: Monday, April 23, 2007 Sheet 31 of 46












MEDID BD ID
 0 = CYPRESS
 1 = SYNAPTICS

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih,
 Taipei Hsien 221, Taiwan, R.O.C.

File: **Thurman UMA**
 Size: **A3** Document Number: **SIO ECE5011/SPI ROM** Rev: **SC**
 Date: Monday, April 23, 2007 Sheet 33 of 46




<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Thurman UMA

Size A3	Document Number SIO ECE1077/KB CONN/TP	Rev SC
-------------------	--	------------------


Date: Monday, April 23, 2007 Sheet 34 of 46



- TPAD28 TP523 POWER_SW#
 - TPAD28 TP524 POWER_SW_LED_B
 - TPAD28 TP525 SCRLK_LED_B
 - TPAD28 TP526 CAPS_LED_B
 - TPAD28 TP527 PWR_BTN_DET#
 - TPAD28 TP528 NUM_LED_B
 - TPAD28 TP529 BT_LED_B
 - TPAD28 TP530 LED_WAN_OUT_B
 - TPAD28 TP531 M_LED_BK_B
 - TPAD28 TP532 INSTANT_POWER_SW#
- SC: 70412T

- TPAD28 TP533 DOCK_SMBCLK_C
 - TPAD28 TP534 DOCK_SMBDAT_C
 - TPAD28 TP536 TS_INT#
 - TPAD28 TP537 MED_BD_ID
 - TPAD28 TP538 MED_BD_DET#
- SC: 70412T

TO LED Board CONN



MEDID BD ID
0= CYPRESS
1=Synaptics

Everylight:83.01221.I70

Everylight:83.01222.B70


<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: **A3** Document Number: **LED BD/Capacity Button BD** Rev: **SC**

Date: Monday, April 23, 2007 Sheet 35 of 46




<Variant Name>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**


Size: A3	Document Number: Power On Logic	Rev: SC
Date: Monday, April 23, 2007	Sheet 36 of 46	

Adapter In



This cap should be used only as last resort for EMI suppression.

Reserved for EMI
 +DC_IN
 Place near DCIN1



CHARGER Board CONN

<Variant Name>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Thurman UMA**

Size: A3	Document Number: DCIN/USB/CIR/CHARGER CONN	Rev: SC
Date: Monday, April 23, 2007	Sheet: 38	of: 46


Thermal Design = 35.2A
 Peak Current [Ipeak]= 44A
 OCP design = 1.2 * Ipeak

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.45UH ETQP4LR45XFC/ 68.R4510.10A
 O/P cap: 330U 2V EEF5X0D331XE/ 79.33719.20L
 H/S: SI7392DP/ POWERPAK-8/ 16.5mOhm/ 4.5Vgs/ 84.07392.A37
 L/S: SI7336ADP/ POWERPAK-8/ 4mOhm/ 4.5Vgs/ 84.07336.B37




SB:70206 delete



SB:70131









8 VID[0.6] >> VID[0.6]



SB:70131



SB:70301 delete





<Variant Name>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title
Thurman UMA

Size A3 Document Number
CPU Core-01


Date: Monday, April 23, 2007 Sheet 39 of 46




www.kythuatvith.com



	GN2	VREF2	F1Z0A1	VSFLT2
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 580k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 2870k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on







$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out}) / V_{in})$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UH M MPL73-1R5 Delta 9Arms 18Apeak / 68.1R510.10I
 O/P cap: 220U 2V EEFSX0D221ER 9mOhm 3Arms Panasonic/ 79.22719.2PL
 H/S: FDS8884 SO-8/ 30mOhm/ 4.5Vgs/ 84.08884.037
 L/S: FDS6690AS SO-8/ 15mOhm/ 4.5Vgs/ 84.06690.E37

Design Current = 6.0A
 OCP design > 6.8A
 Included 1.25V LDO(3.02A)



Design Current= 12.2A
 OCP design > 15A

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1+R2) / R2$ --- PWM mode
 $V_{out} = 0.764V * (R1+R2) / R2$ --- Skip Mode

<Variant Name>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: **A3** Document Number: **DCDC 1.5V/1.05V** Rev: **SC**


Date: Monday, April 23, 2007 Sheet 42 of 46

Design Current = 8.64A
 OCP design = 12.34A



$$V_{out} = 0.75V * (R1 + R2) / R2$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UH M MPL73-1R5 Delta 9Arms 18Apeak / 68.1R510.10I
 O/P cap: 220U 4V 4TPE220MF 15mOhm 3.1Arms/ 77.22271.161
 H/S & L/S: FDS8884 SO-8/ 30mOhm/ 4.5Vgs/ 84.08884.037
 L/S: FDS8896 SO-8/ 7.3mOhm/ 4.5Vgs/ 84.08896.037
 Ton = 200KOhm --> 330KHz




<Variant Name>

Title: Thurman UMA		
Size: A3	Document Number: DCDC 1.8V/0.9V	Rev: SC
Date: Monday, April 23, 2007	Sheet: 43	of: 46

Will Change to NDS8425. 28mOhm/@2.7V



Design Current = 3.0A







<Variant Name>




Title		
Thurman UMA		
Size	Document Number	Rev
A3	DCDC 1.25V	SC
Date:	Monday, April 23, 2007	Sheet 44 of 46



SW3 - 34.43E25.001
 SW9 - 34.49Q02.001
 SW5 - 34.34T31.001 (Only for UMA)
 others=34.45T31.001



H12, H16: 34.45X06.001
 H8: 34.4A908.001
 H27: 34.47M04.001
 H26: 34.4G901.001
 H21: 34.4C401.001




<Variant Names>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Thurman UMA			
Size	Document Number	Rev	
A3		EMI&MISC	SC
Date:	Monday, April 23, 2007	Sheet	45 of 46

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
		1				EE
		2				EE
		3				EE
		4				EE
		5				EE
		6				EE
		7				EE
		8				EE
		9				EE
		10				EE
		11				EE
		12				EE
		13				EE
		14				EE
2006/11/24		15				EE
		16				Power team
		17				EE
		18				EE
		19				EE
		20				EE
		22				
		23				
		24				
		25				
		26				

www.kythuatviticnh.com

<Variant Name>



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **Thurman UMA**

Size	Document Number	Rev
A3	HISTORY	SC

Date: Monday, April 23, 2007 Sheet 46 of 46