

**DW70 CALPELLA N11P-GE1 Schematics**  
**uFCPGA Mobile Arrandale/Clarksville**  
**Intel Ixex Peak-M**

**2009-09-03**

**REV : SA**

*DY : Nopop Component*


*UMA : Pop when schematic is UMA*

*DIS : Pop when schematic is DIS*

*ARD : Pop when schematic is Arrandale*

*CFD : Pop when schematic is Clarksville*

UMA


			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>Cover Page</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>SA</b>
Date:	Thursday, September 03, 2009			Sheet	1 of 90

# Winery CALPELLA Block Diagram

Project code : 91.4RU01.001  
 Part Number : 48.4RU06.0SA  
 PCB P/N : 09290  
 Revision : SA

## PCB LAYER

- L1: Top
- L2: VCC
- L3: Signal
- L4: Signal
- L5: GND
- L6: Bottom



CPU DC/DC ISL62883 47,48	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE
SYSTEM DC/DC TPS51125 46	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_ALW +3.3V_RTC_LDO +5V_ALW +3.3V_ALW
SYSTEM DC/DC TPS51116 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF
SYSTEM DC/DC ADP3211 53	
INPUTS	OUTPUTS
+PWR_SRC	+CPU GFXCORE
SYSTEM DC/DC TPS51218 86	
INPUTS	OUTPUTS
+PWR_SRC	+VCC GFX_CORE
CHARGER BQ24745 45	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC
SYSTEM DC/DC TPS51218 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT
SYSTEM DC/DC TPS51117 52	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_PCH
LDO APL5930 51	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN
LDO RT9025 87	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN_GPU

UMA



**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

File


**Block Diagram**

Size Custom Document Number **Vostro Calpella** Rev SA


Date: Tuesday, September 08, 2009 Sheet 2 of 90




# PCH SMBus Block Diagram




# KBC SMBus Block Diagram




# VGA SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram



Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> <b>Default Mode:</b> Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/ GPIO55	<b>Default Mode:</b> Internal pull-up. <b>Low (0) = Top Block Swap Mode</b> Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ; do not stuff resistor.
INTVRMEN	<b>High (1) = Integrated VRM is enabled</b> <b>Low (0) = Integrated VRM is disabled</b> <b>Note:</b> CRB uses a 330-kΩ resistor.
GNT0#, GNT1#	<b>Default (SPI):</b> Leave both GNT0# and GNT1# floating. No pull up required. <b>Boot from PCI:</b> Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. <b>Boot from LPC:</b> Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	<b>Default - Internal pull-up.</b> <b>Low (0)=</b> Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	<b>Enable Intel Anti-Theft Technology:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable Intel Anti-Theft Technology:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Intel Anti-Theft Technology:</b> Connect to +NVRAM_Vccq with 8.2-kΩ weak pull-up resistor.(CRB has it pulled up with 1-kΩ no-stuff resistor) <b>Disable Intel Anti-Theft Technology:</b> Leave floating. (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	<b>Low (0)-</b> Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. <b>High (1)-:</b> Security measure defined in the Flash Descriptor will be enabled.  Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. CRB recommends 1-kΩ pull-down for FD Override. <b>Notes</b> is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	<b>Low (0)-</b> Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality <b>High (1)-:</b> Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality <b>Note:</b> This is an unmuxed signal. This signal has a weak internal pull-down of 20 KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kΩ pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	<b>Default = Do not connect (floating). Internal pull-up.</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

### PCIE Routing

LANE1	Card reader
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	NC
LANE5	New Card

### USB Table



USB	
Pair	Device
0	USB1 > LAN BOARD
1	USB4 > LAN BOARD
2	USB2 > M/B
3	USB3 > M/B
4	USB for ESATA
5	RESERVED
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Touch Panel
10	Biometric
11	CAMERA
12	New Card
13	WLAN

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	<b>Embedded DisplayPort Presence</b>	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	<b>PCI-Express Static Lane Reversal</b>	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	<b>PCI-Express Configuration Select</b>	1: Single PCI-Express Graphics 0: Bifurcation enabled	1

UMA





Table of Content		
Size	Document Number	Rev
Custom	<b>Vostro Calpella</b>	SA
Date: Tuesday, September 08, 2009	Sheet 6 of	90




+3.3V\_RUN\_SL585 +1.05V\_RUN\_SL585\_IO

VGA_27M	R706	R710
SS	DY	Mount
NON-SS	Mount	DY



- 23 DREFCLK#
- 23 DREFCLK
- 23 CLKIN\_DMI#
- 23 CLKIN\_DMI
- 23 CLK\_PCIE\_SATA#
- 23 CLK\_PCIE\_SATA
- 23 CLK\_CPU\_BCLK#
- 23 CLK\_CPU\_BCLK




1st Silego 71.08585.003  
2nd ICS 71.93197.003



FSC	0	1
SPEED	133MHz (Default)	100MHz





CPU SKT:1st:Molex P/N:62.10053.561  
 2nd:Foxconn P/N:62.10055.321

UMA



**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIe/DMI/FDI)**

Size: Document Number **Vostro Calpella** Rev: **SA**

Date: Tuesday, September 08, 2009 Sheet 8 of 90







**Normal**

	R919	R920	R977
AUB	1.27k	3k	1.6k(DY)
CFD	1.1k	3k	1.5k(DY)

**S3 Power Reduction circuit**

	R919	R920	R977
AUB	1.1k(DY)	0.75k	1.6k
CFD	1.1k(DY)	0.75k	1.5k









**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDR)**

Size: Document Number: \_\_\_\_\_ Rev: **SA**

Date: Tuesday, September 08, 2009 Sheet 10 of 90





**Calpella Platform Design Guide**  
Revision 1.6

**4.8.3.1 LVDS Switching**  
Switchable GFX, just like integrated GFX only, to enable LVDS it is required that the OEM set the LDVS (L\_DDC\_DATA) strap to present (pulled up) and the eDP strap (CFG[4]) to disabled (not pulled down).

**4.8.3.2 eDP Switching**  
eDP for Switchable GFX can only be driven out of Port D of PCH. To configure Port D for embedded DP it is required to set the DDPD\_CTRLDATA strap high to 3.3V Core rail through 2.2 kΩ ±5% resistor, LVDS (L\_DDC\_DATA) strap as no connect and the eDP strap CFG[4] as no connect.

Page 482, 486



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

UMA


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RESERVED)**

Size: \_\_\_\_\_ Document Number: \_\_\_\_\_ Rev: **SA**

Date: Tuesday, September 08, 2009 Sheet 11 of 90

**PROCESSOR CORE POWER**  
 Clarksfield = 52A  
 Arrandale = 48A



+VCC\_CORE

CPU1F 6 OF 9

CLARKUNF

**CLARKSFIELD**

1.1V RAIL POWER

CPU CORE SUPPLY

**POWER**

CPU VID5

**SENSE LINES**

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- Y25 VCC
- Y24 VCC
- Y23 VCC
- Y22 VCC
- Y21 VCC
- Y20 VCC
- Y19 VCC
- Y18 VCC
- Y17 VCC
- Y16 VCC
- Y15 VCC
- Y14 VCC
- Y13 VCC
- Y12 VCC
- Y11 VCC
- Y10 VCC
- Y9 VCC
- Y8 VCC
- Y7 VCC
- Y6 VCC
- Y5 VCC
- Y4 VCC
- Y3 VCC
- Y2 VCC
- Y1 VCC
- X35 VCC
- X34 VCC
- X33 VCC
- X32 VCC
- X31 VCC
- X30 VCC
- X29 VCC
- X28 VCC
- X27 VCC
- X26 VCC
- X25 VCC
- X24 VCC
- X23 VCC
- X22 VCC
- X21 VCC
- X20 VCC
- X19 VCC
- X18 VCC
- X17 VCC
- X16 VCC
- X15 VCC
- X14 VCC
- X13 VCC
- X12 VCC
- X11 VCC
- X10 VCC
- X9 VCC
- X8 VCC
- X7 VCC
- X6 VCC
- X5 VCC
- X4 VCC
- X3 VCC
- X2 VCC
- X1 VCC
- W35 VCC
- W34 VCC
- W33 VCC
- W32 VCC
- W31 VCC
- W30 VCC
- W29 VCC
- W28 VCC
- W27 VCC
- W26 VCC
- W25 VCC
- W24 VCC
- W23 VCC
- W22 VCC
- W21 VCC
- W20 VCC
- W19 VCC
- W18 VCC
- W17 VCC
- W16 VCC
- W15 VCC
- W14 VCC
- W13 VCC
- W12 VCC
- W11 VCC
- W10 VCC
- W9 VCC
- W8 VCC
- W7 VCC
- W6 VCC
- W5 VCC
- W4 VCC
- W3 VCC
- W2 VCC
- W1 VCC
- V35 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- V25 VCC
- V24 VCC
- V23 VCC
- V22 VCC
- V21 VCC
- V20 VCC
- V19 VCC
- V18 VCC
- V17 VCC
- V16 VCC
- V15 VCC
- V14 VCC
- V13 VCC
- V12 VCC
- V11 VCC
- V10 VCC
- V9 VCC
- V8 VCC
- V7 VCC
- V6 VCC
- V5 VCC
- V4 VCC
- V3 VCC
- V2 VCC
- V1 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- U25 VCC
- U24 VCC
- U23 VCC
- U22 VCC
- U21 VCC
- U20 VCC
- U19 VCC
- U18 VCC
- U17 VCC
- U16 VCC
- U15 VCC
- U14 VCC
- U13 VCC
- U12 VCC
- U11 VCC
- U10 VCC
- U9 VCC
- U8 VCC
- U7 VCC
- U6 VCC
- U5 VCC
- U4 VCC
- U3 VCC
- U2 VCC
- U1 VCC
- T35 VCC
- T34 VCC
- T33 VCC
- T32 VCC
- T31 VCC
- T30 VCC
- T29 VCC
- T28 VCC
- T27 VCC
- T26 VCC
- T25 VCC
- T24 VCC
- T23 VCC
- T22 VCC
- T21 VCC
- T20 VCC
- T19 VCC
- T18 VCC
- T17 VCC
- T16 VCC
- T15 VCC
- T14 VCC
- T13 VCC
- T12 VCC
- T11 VCC
- T10 VCC
- T9 VCC
- T8 VCC
- T7 VCC
- T6 VCC
- T5 VCC
- T4 VCC
- T3 VCC
- T2 VCC
- T1 VCC
- S35 VCC
- S34 VCC
- S33 VCC
- S32 VCC
- S31 VCC
- S30 VCC
- S29 VCC
- S28 VCC
- S27 VCC
- S26 VCC
- S25 VCC
- S24 VCC
- S23 VCC
- S22 VCC
- S21 VCC
- S20 VCC
- S19 VCC
- S18 VCC
- S17 VCC
- S16 VCC
- S15 VCC
- S14 VCC
- S13 VCC
- S12 VCC
- S11 VCC
- S10 VCC
- S9 VCC
- S8 VCC
- S7 VCC
- S6 VCC
- S5 VCC
- S4 VCC
- S3 VCC
- S2 VCC
- S1 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- R25 VCC
- R24 VCC
- R23 VCC
- R22 VCC
- R21 VCC
- R20 VCC
- R19 VCC
- R18 VCC
- R17 VCC
- R16 VCC
- R15 VCC
- R14 VCC
- R13 VCC
- R12 VCC
- R11 VCC
- R10 VCC
- R9 VCC
- R8 VCC
- R7 VCC
- R6 VCC
- R5 VCC
- R4 VCC
- R3 VCC
- R2 VCC
- R1 VCC
- Q35 VCC
- Q34 VCC
- Q33 VCC
- Q32 VCC
- Q31 VCC
- Q30 VCC
- Q29 VCC
- Q28 VCC
- Q27 VCC
- Q26 VCC
- Q25 VCC
- Q24 VCC
- Q23 VCC
- Q22 VCC
- Q21 VCC
- Q20 VCC
- Q19 VCC
- Q18 VCC
- Q17 VCC
- Q16 VCC
- Q15 VCC
- Q14 VCC
- Q13 VCC
- Q12 VCC
- Q11 VCC
- Q10 VCC
- Q9 VCC
- Q8 VCC
- Q7 VCC
- Q6 VCC
- Q5 VCC
- Q4 VCC
- Q3 VCC
- Q2 VCC
- Q1 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

- VTT0 AH14
- VTT0 AH12
- VTT0 AH11
- VTT0 AH10
- VTT0 J14
- VTT0 J13
- VTT0 H14
- VTT0 H12
- VTT0 G14
- VTT0 G13
- VTT0 G12
- VTT0 G11
- VTT0 F14
- VTT0 F13
- VTT0 F12
- VTT0 E14
- VTT0 E12
- VTT0 D14
- VTT0 D13
- VTT0 D12
- VTT0 D11
- VTT0 C14
- VTT0 C13
- VTT0 C12
- VTT0 C11
- VTT0 B14
- VTT0 B12
- VTT0 A14
- VTT0 A13
- VTT0 A12
- VTT0 A11


- VTT0 AF10
- VTT0 AE10
- VTT0 AC10
- VTT0 AB10
- VTT0 Y10
- VTT0 W10
- VTT0 U10
- VTT0 T10
- VTT0 J11
- VTT0 J12
- VTT0 J16
- VTT0 J15

- PSH AN33 >>> PSIF# 47
- VID AK35 CPU\_VID0 >>> CPU\_VID[6.0] 47
- VID AK33 CPU\_VID1
- VID AK34 CPU\_VID2
- VID AL35 CPU\_VID3
- VID AL33 CPU\_VID4
- VID AM33 CPU\_VID5
- VID AM35 CPU\_VID6
- PROC DPRSLPVR AM34 >>> PM\_DPRSLPVR 47

VTT\_SELECT G15 TP\_VTT\_SELECT 1 TP1203 Do Not Stuff

VTT\_SELECT = Low, 1.1V  
 VTT\_SELECT = High, 1.05V

- ISENSE AN35 <<< IMVP\_IMON 47
- VCC\_SENSE AJ34 VCC\_SENSE >>> VCC\_SENSE 47
- VSS\_SENSE AJ35 VSS\_SENSE >>> VSS\_SENSE 47
- VTT\_SENSE B15 TP\_VSS\_SENSE\_VTT 1 TP1202 Do Not Stuff
- VSS\_SENSE\_VTT A15 <<< VTT\_SENSE 49



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are  
 Arrandale VTT=1.05V;  
 Clarksfield VTT=1.1V

DIS(Clarksfield +1.05V\_VTT) = 14.4A



DIS(Arrandale +1.05V\_VTT) = 20.95A

UMA(Arrandale +1.05V\_VTT) = 19.84A

UMA



Title			CPU (VCC_CORE)		
Size	Document Number		Rev		SA
Date:	Tuesday, September 08, 2009		Sheet	12	of 90



2009/08/12  
Follow Intel "425302\_Caipella\_S3PowerReduction\_WhitePaper\_Rev0.9.pdf" document.

VCC\_AXG\_SENSE 53  
VSS\_AXG\_SENSE 53

GFX\_VID AM22 >>> GFX\_VID0 53  
GFX\_VID AP22 >>> GFX\_VID1 53  
GFX\_VID AN22 >>> GFX\_VID2 53  
GFX\_VID AP23 >>> GFX\_VID3 53  
GFX\_VID AM23 >>> GFX\_VID4 53  
GFX\_VID AP24 >>> GFX\_VID5 53  
GFX\_VID AN24 >>> GFX\_VID6 53

GFX\_VR\_EN AR25 >>> GFX\_VR\_EN 53  
GFX\_DPRSLPVR AT25 TP GFX DPRSLPVR1 <<< TP1303 Do Not Stuff





GFX\_IMON\_R AM24 >>> GFX\_IMON 53  
UMA 2 <<< TP1303 Do Not Stuff

DIS R1302 1KR2J-1-GP  
UMA R1301 0R2J-2-GP

ARD=3A  
CFD=6A



Please note that the VTT Rail Values are  
Arrandale VTT=1.05V;  
Clarksfield VTT=1.1V



**CLARKSFIELD**

**POWER**

**PERG & DMT**

**SENSE LINES**

**GRAPHICS VIDS**

**DDR3 - 1.5V RAILS**

**1.1V**

**1.8V**

UMA

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC GFXCORE)**

Size: Document Number Rev: SA

Date: Tuesday, September 08, 2009 Sheet 13 of 90



(Blank)

UMA



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>SA</b>
Date: Tuesday, September 08, 2009	Sheet 15	of 90

(Blank)

UMA



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>SA</b>
Date: Tuesday, September 08, 2009	Sheet 16	of 90



(Blank)




UMA






Title		
<b>(Reserve)</b>		
Size	Document Number	Rev
A3	<b>Vostro Calpella</b>	<b>SA</b>
Date: Tuesday, September 08, 2009	Sheet 17	of 90

# SSID = MEMORY


- 10 M\_A\_DQS# [7..0] <<>>
- 10 M\_A\_DQ [63..0] <<>>
- 10 M\_A\_DM [7..0] <<>>
- 10 M\_A\_DQS [7..0] <<>>
- 10 M\_A\_A [15..0] <<>>



2009/08/12  
Follow Intel "425302\_Calpella\_S3PowerReduction\_WhitePaper\_Rev.0.0.pdf" document.



Note:  
If SA0\_DIMM0 = 0, SA1\_DIMM0 = 0  
SO-DIMMA SPD Address is 0xA0  
If SA0\_DIMM0 = 1, SA1\_DIMM0 = 0  
SO-DIMMA SPD Address is 0xA2  
If SA0\_DIMM0 = 0, SA1\_DIMM0 = 1  
SO-DIMMA SPD Address is 0xA4



UMA




**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDRIII-SODIMM SLOT1**



Size: Custom Document Number: Vostro Calpella Rev: SA

Date: Tuesday, September 08, 2009 Sheet 18 of 90

# SSID = MEMORY



2009/08/12  
Follow Intel "425302\_Calpella\_S3PowerReduction\_WhitePaper\_Rev0.9.pdf" document.





M_B A0	98		
M_B A1	97		
M_B A2	96		
M_B A3	95		
M_B A4	92		
M_B A5	91		
M_B A6	90		
M_B A7	86		
M_B A8	89		
M_B A9	85		
M_B A10	107	A10/AP	
M_B A11	84		
M_B A12	82		
M_B A13	119		
M_B A14	80		
M_B A15	78		
M_B BS2	79	A16/BA2	
M_B BS0	109		
M_B BS1	108		
M_B DQ0	5	DQ0	
M_B DQ1	7	DQ1	
M_B DQ2	15	DQ2	
M_B DQ3	17	DQ3	
M_B DQ4	4	DQ4	
M_B DQ5	6	DQ5	
M_B DQ6	16	DQ6	
M_B DQ7	18	DQ7	
M_B DQ8	21	DQ8	
M_B DQ9	23	DQ9	
M_B DQ10	23	DQ10	
M_B DQ11	35	DQ11	
M_B DQ12	22	DQ12	
M_B DQ13	24	DQ13	
M_B DQ14	34	DQ14	
M_B DQ15	36	DQ15	
M_B DQ16	39	DQ16	
M_B DQ17	41	DQ17	
M_B DQ18	51	DQ18	
M_B DQ19	53	DQ19	
M_B DQ20	40	DQ20	
M_B DQ21	42	DQ21	
M_B DQ22	50	DQ22	
M_B DQ23	52	DQ23	
M_B DQ24	57	DQ24	
M_B DQ25	59	DQ25	
M_B DQ26	67	DQ26	
M_B DQ27	69	DQ27	
M_B DQ28	56	DQ28	
M_B DQ29	58	DQ29	
M_B DQ30	68	DQ30	
M_B DQ31	70	DQ31	
M_B DQ32	129	DQ32	
M_B DQ33	131	DQ33	
M_B DQ34	141	DQ34	
M_B DQ35	143	DQ35	
M_B DQ36	130	DQ36	
M_B DQ37	132	DQ37	
M_B DQ38	140	DQ38	
M_B DQ39	142	DQ39	
M_B DQ40	147	DQ40	
M_B DQ41	149	DQ41	
M_B DQ42	157	DQ42	
M_B DQ43	159	DQ43	
M_B DQ44	146	DQ44	
M_B DQ45	148	DQ45	
M_B DQ46	158	DQ46	
M_B DQ47	160	DQ47	
M_B DQ48	163	DQ48	
M_B DQ49	165	DQ49	
M_B DQ50	175	DQ50	
M_B DQ51	177	DQ51	
M_B DQ52	182	DQ52	
M_B DQ53	166	DQ53	
M_B DQ54	174	DQ54	
M_B DQ55	176	DQ55	
M_B DQ56	181	DQ56	
M_B DQ57	183	DQ57	
M_B DQ58	191	DQ58	
M_B DQ59	193	DQ59	
M_B DQ60	180	DQ60	
M_B DQ61	182	DQ61	
M_B DQ62	192	DQ62	
M_B DQ63	194	DQ63	
M_B DQS#0	10	DQS0#	
M_B DQS#1	27	DQS1#	
M_B DQS#2	45	DQS2#	
M_B DQS#3	62	DQS3#	
M_B DQS#4	135	DQS4#	
M_B DQS#5	152	DQS5#	
M_B DQS#6	169	DQS6#	
M_B DQS#7	186	DQS7#	
M_B DQS0	12	DQS0	
M_B DQS1	29	DQS1	
M_B DQS2	47	DQS2	
M_B DQS3	64	DQS3	
M_B DQS4	137	DQS4	
M_B DQS5	154	DQS5	
M_B DQS6	171	DQS6	
M_B DQS7	188	DQS7	
M_ODT2	116	ODT0	
M_ODT3	120	ODT1	
M_VREF_DQ_DIMM1	126	VREF_CA	
M_VREF_DQ_DIMM1	1	VREF_DQ	
RESET#	30	RESET#	
VTT1	203	VTT1	
VTT2	204	VTT2	

Height 9.2mm

DDR3-204P-24-GP  
62.10017.K01

NP1	NP1		
NP2	NP2		
RAS#	110	M_B_RAS# 10	
WE#	113	M_B_WE# 10	
CAS#	115	M_B_CAS# 10	
CS0#	114	M_CS# 10	
CS1#	121	M_CS# 10	
CKE0	73	M_CKE2 10	
CKE1	74	M_CKE3 10	
M_CLK_DDR2	101	M_CLK_DDR2 10	
M_CLK_DDR#2	103	M_CLK_DDR#2 10	
M_CLK_DDR#3	102	M_CLK_DDR#3 10	
M_CLK_DDR#3	104	M_CLK_DDR#3 10	
M_B_DM0	11	M_B_DM0	
M_B_DM1	28	M_B_DM1	
M_B_DM2	63	M_B_DM2	
M_B_DM3	136	M_B_DM3	
M_B_DM4	153	M_B_DM5	
M_B_DM5	170	M_B_DM6	
M_B_DM6	187	M_B_DM7	
PCH SMBDATA	200	PCH_SMBDATA 7,18,23,40,64	
PCH SMBCLK	202	PCH_SMBCLK 7,18,23,40,64	
PM_EXTT#1	198	PM_EXTT#1 9	
SA0 DM2	197	SA0 DM2	
SA1 DM2	201	SA1 DM2	
VDD1	75	VDD1	
VDD2	76	VDD2	
VDD3	81	VDD3	
VDD4	82	VDD4	
VDD5	87	VDD5	
VDD6	88	VDD6	
VDD7	93	VDD7	
VDD8	94	VDD8	
VDD9	99	VDD9	
VDD10	100	VDD10	
VDD11	105	VDD11	
VDD12	106	VDD12	
VDD13	111	VDD13	
VDD14	112	VDD14	
VDD15	117	VDD15	
VDD16	118	VDD16	
VDD17	123	VDD17	
VDD18	124	VDD18	
VSS	2	VSS	
VSS	3	VSS	
VSS	8	VSS	
VSS	9	VSS	
VSS	13	VSS	
VSS	14	VSS	
VSS	19	VSS	
VSS	20	VSS	
VSS	25	VSS	
VSS	31	VSS	
VSS	32	VSS	
VSS	37	VSS	
VSS	38	VSS	
VSS	43	VSS	
VSS	44	VSS	
VSS	48	VSS	
VSS	54	VSS	
VSS	55	VSS	
VSS	60	VSS	
VSS	61	VSS	
VSS	65	VSS	
VSS	66	VSS	
VSS	71	VSS	
VSS	72	VSS	
VSS	127	VSS	
VSS	128	VSS	
VSS	133	VSS	
VSS	134	VSS	
VSS	138	VSS	
VSS	139	VSS	
VSS	144	VSS	
VSS	145	VSS	
VSS	150	VSS	
VSS	151	VSS	
VSS	155	VSS	
VSS	156	VSS	
VSS	161	VSS	
VSS	162	VSS	
VSS	167	VSS	
VSS	168	VSS	
VSS	172	VSS	
VSS	173	VSS	
VSS	178	VSS	
VSS	179	VSS	
VSS	184	VSS	
VSS	185	VSS	
VSS	189	VSS	
VSS	190	VSS	
VSS	195	VSS	
VSS	196	VSS	
VSS	205	VSS	
VSS	206	VSS	



2009/07/30  
Change connector to 62.10017.K01


UMA

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM SLOT2**

Size	Document Number	Rev
Custom	<b>Vostro Calpella</b>	<b>SA</b>


Date: Tuesday, September 08, 2009 Sheet 19 of 90



UMA



Title			<b>PCH (LVDS/CRT/DDI)</b>		
Size	Document Number				Rev
<b>Vostro Calpella</b>					<b>SA</b>
Date:	Tuesday, September 08, 2009			Sheet	20 of 90



BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)

Add USB Port for right side board  
2009/07/13



USB	
Pair	Device
0	USB1 > LAN BOARD
1	USB4 > LAN BOARD
2	USB2 > M/B
3	USB3 > M/B
4	USB for ESATA
5	RESERVED
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	RESERVED
10	Biometric
1.1	CAMERA
1.2	New Card
1.3	WLAN

**Calpella Platform Design Guide  
Revision 1.6**

**Table 111. Overcurrent Pin Example Configuration**

These OC7# pins are not used for USB overcurrent protection and should be configured as GPIOs. The unused USB ports can be left as no connect.

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



UMA





**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVDRAM)**

Size	Document Number	Rev
		<b>SA</b>

Date: Tuesday, September 08, 2009 Sheet 21 of 90

Option to "Disable" clkrun.  
Pulling it down will keep the clks running.





UMA

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (DM I/FDI/PM)**

Size: Document Number: \_\_\_\_\_ Rev: **SA**











Date: Tuesday, September 08, 2009 Sheet 22 of 90



(Not available for HM55)

(Not available for HM55)

PCIECLKRQ(0,3,4,5,6,7)# should have a 10K pull-up to +3.3V\_ALW.  
 PCIECLKRQ(1,2) should have a 10K pull-up to +3.3\_RUN





**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size: Document Number: **Vostro Calpella** Rev: **SA**





Date: Tuesday, September 08, 2009 Sheet 23 of 90



INTVRMEN- Integrated SUS  
1.1V VRM Enable  
High - Enable internal VRs

**Flash Descriptor Security  
Override/ ME Debug Mode**

**ME\_UNLOCK#** This strap should only be asserted low via external pull down in manufacturing/debug environments ONLY.



UMA


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**

Size: Document Number Rev: SA

Date: Tuesday, September 08, 2009 Sheet 24 of 90






UMA

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**


Size: Document Number: **Vostro Calpella** Rev: **SA**

Date: Tuesday, September 08, 2009 Sheet 25 of 90




UMA





UMA





**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

Size	Document Number	Rev
		<b>SA</b>

Date: Tuesday, September 08, 2009 Sheet 27 of 90



UMA




Title		<b>PCH (VSS)</b>	
Size	Document Number	Rev	SA
Date:	Tuesday, September 08, 2009	Sheet	28 of 90

(Blank)

UMA




			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>SA</b>
Date:	Tuesday, September 08, 2009			Sheet	29 of 90

**SSID = AUDIO**



check-  
with vwndor, PC BEEP circuit

**AUD\_PC\_BEEP**  
Trace width > 15 mils



(Blank)

UMA

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>SA</b>
Date:	Tuesday, September 08, 2009			Sheet	31 of 90

(Blank)

UMA

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserve</b>		
Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>SA</b>
Date: Tuesday, September 08, 2009		Sheet 32 of 90




(Blank)

UMA


			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>SA</b>
Date:	Tuesday, September 08, 2009			Sheet	33 of 90

(Blank)


UMA




			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>SA</b>
Date:	Tuesday, September 08, 2009			Sheet	34 of 90

(Blank)







UMA







		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>TPM</b>			
Size Custom	Document Number <b>Vostro Calpella</b>	Rev <b>SA</b>	
Date: Tuesday, September 08, 2009	Sheet 36	of	90



Put 0.1uF close to VCC-GND pin pair.



MB VERSION		
ID	VER1	VER0
SA	0	0
SB	0	1
SC	1	0
-1	1	1




(Blank)

UMA

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>SA</b>
Date:	Tuesday, September 08, 2009		Sheet	38	of 90


# SSID = Thermal

## 1. CPU System Sensor




Layout notice:  
H\_THERMDA, H\_THERMDC routing together,  
Trace width / Spacing = 10 / 10 mil

## 2. GPU Sensor (DIS)





Layout notice :  
Both VGA\_THERMDA and THERMDC routing  
10 mil trace width and 10 mil spacing.



Layout notice :  
Both DN3 and DP3 routing 10 mil  
trace width and 10 mil spacing.

## 32K suspend clock output



GND = Internal Oscillator Selected  
+3.3V = External 32.768kHz Clock Selected

GND = Channel 1  
OPEN = Channel 3  
+3.3V = Disabled

GND = Fan is OFF  
OPEN = Fan is at 60% full-scale  
+3.3V = Fan is at 75% full-scale

TRIP\_SET Pin Voltage  
 $V\_DEGREE = ((Degree - 75) / 21)$   
T8 shutdown is set 88 deg-C.

UMA

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller EMC2102**

Size: Custom Document Number: **Vostro Calpella** Rev: SA


Date: Tuesday, September 08, 2009 Sheet 39 of 90

**SSID = User.Interface**

## Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



09/0422  
 (#1) Just pull +3.3V\_RUN ~ Ref. Rothschild  
 (#2) FAE/ DY is ok, chip internal pull-up resistors  
 (#3) From spec, Slave Address(SAD) is 001110xb  
 Pull HIGH SAD is 0011101b  
 Pull GND SAD is 0011100b

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

UMA

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Free Fall Sensor**

Size: Custom	Document Number: <b>Vostro Calpella</b>	Rev: SA
Date: Tuesday, September 08, 2009	Sheet: 40 of 90	



(Blank)








UMA

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>SA</b>
Date:	Tuesday, September 08, 2009			Sheet	41 of 90

**SSID = Reset.Suspend**

**+1.5V\_CPU:**

**Calpella Platform S3 Power Reduction Platform S3 Power Reduction CRB Implementation Design Details**



UMA


**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Plane Enable**


Size	Document Number	Rev
Custom	<b>Vostro Calpella</b>	<b>SA</b>
Date:	Tuesday, September 08, 2009	Sheet 42 of 90

**SSID = PWR.Support**

DCin CONN



AFTP4304	1	+DC_IN
AFTP4305	1	PS_ID_R
AFTP4306	1	GND



2009/06/01


UMA

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **DC IN**

Size: Custom	Document Number: <b>Vostro Montevina Discrete</b>	Rev: <b>SA</b>
Date: Tuesday, September 08, 2009		Sheet 43 of 90

# Batt Connector



- AFTP4401 1 PBAT\_PRES1#
- AFTP4402 1 PBAT\_SMBDAT1
- AFTP4404 1 PBAT\_SMBCLK1
- AFTP4405 1 +PBATT




UMA




Title		
<b>BATT CONN</b>		
Size	Document Number	Rev
A3	<b>Vostro Montevina Discrete</b>	SA
Date:	Tuesday, September 08, 2009	Sheet 44 of 90

# SSID = Charger

2009/08/03



Charger Current = 1.4 ~ 3.6A



This Resistor must be 1% tolerance.


UMA

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER BQ24745**

Size	Document Number	Rev
Custom	<b>DW Calpella</b>	<b>SA</b>


Date: Tuesday, September 08, 2009 Sheet 45 of 90



DIS(Clarksfied)  
Design Current =6.58A  
10.34A<OCP<12.23A

DIS(Auburdale)  
Design Current =6.76A  
10.61A<OCP<12.54A



UMA(Auburdale)  
Design Current =5.58A  
8.77A<OCP<10.36A



Close to VFB Pin (pin5)

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 3.3UH PCMB104T-3R3MS Cyntec 11.8mohm Isat =16Arms 68.3R310.20C  
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC\_TOKIN/77.C2271.00L  
O/P cap: 100U 6.3V TEP5LB20J107M(45)8R 45mohm 1.374Arms NEC\_TOKIN/77.C1071.081  
H/S: SIS412DN/ 24mohm/30mohm@4.5Vgs/ 84.00412.037  
L/S: SI7716ADN/ 13.5mohm/16.5mohm@4.5Vgs/ 84.07716.037


TONSEL	CH1	CH2	SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
GND	200kHz	265kHz	Operating Mode	OOA Auto skip	Auto skip	PWM only
VREF	245kHz	305kHz				
VREG3	300kHz	375kHz				
VREG5	365kHz	460kHz				
EN0	Open		Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit



DIS(Clarksfied)  
Design Current =8.53A  
13.41A<OCP< 15.84A

DIS(Auburdale)  
Design Current =8.53A  
13.41A<OCP< 15.84A


UMA(Auburdale)  
Design Current =8.53A  
13.41A<OCP< 15.84A



2009/08/26

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: PCMC104T-2R2MN Cyntec 7 mohm Isat =27Arms 68.2R210.20C  
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC\_TOKIN/77.C2271.00L  
O/P cap: 100U 6.3V TEP5LB20J107M(45)8R 45mohm 1.374Arms NEC\_TOKIN/77.C1071.081  
H/S: SIS412DN/ 24mohm/30mohm@4.5Vgs/ 84.00412.037  
L/S: SI7716ADN/ 13.5mohm/16.5mohm@4.5Vgs/ 84.07716.037

NTC 470K close to H/S MOSFET of Phase1



Intel support POC (power on current).


UMA

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **ISL62883\_CPU\_CORE\_1/2**

Size	Document Number	Rev
Custom	DW Calpella	X00

Date: Tuesday, September 08, 2009 Sheet 47 of 90



2009/08/20




2009/08/20

DIS(Clarksfield)  
 Design Current = 34A  
 Peak Current=52A  
 62.4A<OCP<72.8A

DIS(Auburndale)  
 Design Current = 34A  
 Peak Current=48A  
 57.6A<OCP< 67.2A

UMA(Auburndale)  
 Design Current = 34A  
 Peak Current=48A  
 57.6A<OCP< 67.2A



2009/08/20

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A  
 O/P cap: 330U 2V EEFSX0D221E7 6mOhm 3.0Arms Panasonic/79.33719.20L  
 O/P cap: 220U 2V EEFSX0D331XE 7mOhm 3.4Arms Panasonic/79.22719.90L  
 H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
 L/S: SI4460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037  
 Freq=300KHz@PER PHASE

UMA

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title **ISL62883\_CPU\_CORE\_2/2**

Size	Document Number	Rev
Custom	<b>DW Calpella</b>	<b>X00</b>

Date: Tuesday, September 08, 2009 Sheet 48 of 90



# TPS51218 for +1.05V/+1.1V\_VTT



DIS(Clarksfield 1.1V\_RUN)  
Design Current = 14.4A  
19.8A<OCP<23.4A

DIS(Arrandale 1.05V\_VCCP)  
Design Current = 20.95A  
28.8A<OCP<34.04A

UMA(Arrandale 1.05V\_VCCP)  
Design Current = 19.84A  
27.28A<OCP<32.24A

DIS Clarksfield:80.6K/64.80625.6DL  
DIS Arrandale:56K/64.56025.6DL  
UMA Arrandale:53.6K/64.53625.6DL

DIS:1.5uH/68.1R510.10J  
UMA:0.56uH/68.R5610.10D

$$V_{out} = 0.704V * (R1 + R2) / R2$$

PR4910	Vout=0.704V*(R1+R2)/R2
AUB	DY Vout=1.05V
CFD	ASM Vout=1.1V

**Frequency setting**  
 470K -->290KHz  
 200K -->340KHz  
 100K -->380KHz  
 39K -->430KHz

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D  
 Inductor: 1.5uH PCMC104T-R56MN Cyntec DCR:4.2mohm Isat=33Arms 68.1R510.10J  
 O/P cap: 330U 2.5V ERF5X0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.101  
 H/S: S17686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
 L/S: S1R460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

UMA

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


Title: **TPS51218 +1.05V\_VTT**

Size: Custom Document Number: **DJ1 Discrete** Rev: **X00**

Date: Tuesday, September 08, 2009 Sheet 49 of 90

**SSID = PWR.Plane.Regulator\_1p5v0p75v**

DIS Clarksfield:11.5K/64.11525.6DL  
 DIS Arrandale:9.76K/64.97615.6DL  
 UMA Arrandale:6.65K/64.66515.6DL



DIS(Clarksfied)  
 Design Current = 14.52A  
 22.82A<OCP<26.97A

DIS(Auburndale)  
 Design Current = 12.42A  
 19.52A<OCP<23.07A






UMA(Auburndale)  
 Design Current = 8.51A  
 13.37A<OCP<15.8A

Design Current = 0.7A

State	S3	S5	VDDR	VITREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VITREF and VTT	NOTE
GND	2.5	VVDDQNS/2	DDR
V5IN	1.8	VVDDQNS/2	DDR2
FB Resistors	Adjustable	VVDDQNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 1.0uH PCMC104T-1R0MN Cyntec DCR:3.5mohm Isat=40Arms 68.1R01A.20A  
 O/P cap: 330U 2V EEF5X0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01  
 O/P cap: 220U 2V EEF5X0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L  
 H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
 L/S: SIR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037  
 Switching freq-->400KHz



Close to VFB Pin (pin5)

UMA

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPSS1116 +1.5V SUS**

Size: Custom Document Number: **DW Calpella** Rev: **X00**

Date: Tuesday, September 08, 2009 Sheet: 50 of 90

SSID = PWR.Plane.Regulator\_1p8v

# APL5930 for +1.8V\_RUN





UMA



Title		
<b>APL5930 +1.8V RUN</b>		
Size	Document Number	Rev
A3	<b>DW Calpella</b>	<b>X00</b>
Date:	Tuesday, September 08, 2009	Sheet 51 of 90

# SSID = PWR.Plane.Regulator\_1p05v



DIS(Clarksfield)  
Design Current = 8.84A  
12.16A<OCP<14.36A

$$V_{out} = 0.75V * (R1 + R2) / R2$$

	ASM	Non_ASM
TI	PR5218, PR5211	PR5217, PR5216
RT	PR5217, PR5216	PR5218, PR5211

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 2.2UH PCMC063T-2R2MN Cyntec DCR:20mohm Isat =14Arms 68.2R210.20B  
 O/P cap: 220U 2V EEFXC0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L  
 H/S: SIS412DN/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037  
 L/S: SI7716ADN/ 13.5mOhm/16.5mohm@4.5Vgs/ 84.07716.037  
 Switching freq-->320KHz


UMA

**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 1.05V**

Size A3	Document Number <b>DW Calpella (Clarksfield)</b>	Rev <b>SA</b>
Date: Tuesday, September 08, 2009	Sheet 52 of 90	

**SSID = CPU.GFX.Regulator**



UMA  
Thermal Design Current = 12A  
Max. Current = 22A  
24.2A <math>OCP < 28.6A</math>

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 0.56uH PCMCL04T-R56M Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D  
O/P cap: 330U 2.5V EPEXOD331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01  
H/S: SI7686DP/ POWERPAK-8/ 11mOhm/ 14mOhm@4.5Vgs/ 84.07686.037  
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/ 6.1mohm@4.5Vgs/ 84.00460.037

UMA


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**ADP3211 CPU GFXCORE**

Size	Document Number	Rev
Custom	<b>DW Calpella UMA</b>	<b>X00</b>


Date: Tuesday, September 08 2009 Sheet 53 of 90

# SSID = VIDEO




# SSID = Inverter

## INVERTER POWER



# SSID = VIDEO

## LCD POWER






**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD/Inverter Connector**

Size: Custom Document Number  
 Date: Tuesday, September 08, 2009 Sheet 54 of 90

Rev: SA

# SSID = VIDEO







20.20401.015

C5502 SC33P50V2JN-3GP  
C5504 SC33P50V2JN-3GP

- AFTP5503 1 +5V\_CRT\_RUN
- AFTP5501 1 DDC\_DATA\_CON
- AFTP5505 1 DDC\_CLK\_CON
- AFTP5507 1 CRT\_R
- AFTP5508 1 CRT\_G
- AFTP5508 1 CRT\_B
- AFTP5504 1 JVGA\_HS
- AFTP5505 1 JVGA\_VS

**Layout Note:**

- \*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- \* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



2009/07/28  
Change 2N7002 ESD protect from standard to 1KV type  
P/N: 84, 2N702, B31

UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**

Size A3 Document Number: **Vostro Calpella** Rev: **SA**




Date: Tuesday, September 08, 2009 Sheet 55 of 90

(Blank)

UMA


			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>SA</b>
Date:	Tuesday, September 08, 2009		Sheet	56	of 90






22.10296.061

HDMI level shift circuit





Close PCH



Close GPU



UMA/DIS HDMI DDC CLK/DAT select circuit



UMA/DIS HDMI Detection select circuit



H=>B1 -iGPU PCH (UMA)  
 L=>B0 -dGPU GPU (DIS)

H=>B1 -iGPU PCH (UMA)  
 L=>B0 -dGPU GPU (DIS)

UMA


**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Connector**

Size A3	Document Number <b>Vostro Calpella</b>	Rev SA
Date: Tuesday, September 08, 2009	Sheet 57 of 90	

SSID = Thermal


## Fan Connector




UMA

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>58_FAN</b>			
Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>SA</b>	
Date: Tuesday, September 08, 2009	Sheet 58	of 90	

# ODD Connector




# SATA HDD Connector




SATA HDD Interface comment  
 \*\*\*\*\*  
 --- GND  
 RX+  
 RX-  
 --- GND  
 TX-  
 TX+  
 --- GND  
 \*\*\*\*\*  
 ----- 3.3V  
 ----- 3.3V  
 ----- 3.3V  
 --- GND  
 --- GND / Dell Detected Pin  
 --- GND  
 ----- 5V  
 ----- 5V  
 ----- 5V  
 --- GND  
 (Dell: FFS\_INT for supported HDD)  
 --- GND  
 ----- 12V  
 ----- 12V  
 ----- 12V  
 \*\*\*\*\*

Close to CONN  
 5V power pin




Close to CONN  
 3.3V power pin



SSID = AUDIO

# Speaker Connector

- AFTP6004 1 AUD\_SPK L- C
- AFTP6002 1 AUD\_SPK L+ C
- AFTP6001 1 AUD\_SPK R- C
- AFTP6003 1 AUD\_SPK R+ C



UMA



Title		
<b>Speaker/HP/MIC Jack</b>		
Size	Document Number	Rev
A3	<b>Vostro Calpella</b>	SA
Date:	Tuesday, September 08, 2009	Sheet 60 of 90

(Blank)

UMA




Title		
<i>(Reserve)</i>		
Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>SA</b>
Date: Tuesday, September 08, 2009	Sheet 61	of 90


SSID = Flash.ROM

SSID = RBATT


### SPI FLASH ROM (256K Bytes) for KBC



### RTC Connector



### SPI FLASH ROM (4M Bytes) for PCH






UMA




Title <b>EEPROM/RTC Connector</b>		
Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>SA</b>
Date: Tuesday, September 08, 2009	Sheet 62 of 90	

**SSID = USB**


**USB Power**






- AFTP6317 1 USB P2-
- AFTP6316 1 USB P2+
- AFTP6320 1 GND




- AFTP6315 1 USB P3-
- AFTP6314 1 USB P3+
- AFTP6318 1 +5V\_USB1
- AFTP6319 1 GND





**ESATA Power**



- AFTP6308 1 +5V\_USB2
- AFTP6309 1 USB P4-
- AFTP6302 1 USB P4+




	If you added U6301 (SN75LVCP412RTJR-GP). You need to BOM change	
<b>ASM</b>	R6313, R6314, R6315, R6318, R6319, R6320, R6321 C6309, C6310, C6313, C6314, C6307, C6308, C6317	
<b>DY</b>	RN6301, RN6302	



**SSID = Wireless**

# Mini Card Connector(802.11a/b/g/n)




UMA



Title <b>MINICARD(WLAN)/ITP CONN</b>		
Size A3	Document Number <b>Vostro Calpella</b>	Rev SA
Date: Tuesday, September 08, 2009	Sheet 64 of 90	





UMA



Title		
<b>WWAN Connector</b>		
Size	Document Number	Rev
A3	<b>Vostro Calpella</b>	<b>SA</b>
Date:	Tuesday, September 08, 2009	Sheet 65 of 90


For LED & Capacity board:

LED Type	Color	Power rail
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN WIMAX LED	White	RUN


For IO board:

LED Type	Color	Power rail
PWR LED2	White(Multi-color)	ALW
BATTERY LED2	Amber(Multi-color)	ALW
	White(Multi-color)	ALW


PWR BTN LED




SCRLK LED




CAPS LED




NUM LED




Bluetooth LED



WLAN LED




HD LED



Power & Battery LED

2009/08/12  
 Changed battery LED be one LED with bi-color  
 (white and amber). For I/O board. Update Spec.





UMA

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title: <b>LED</b>	
Size: A3	Document Number: <b>Vostro Calpella</b>	Date: Tuesday, September 08, 2009	Rev: SA
Sheet 66 of 90			


(Blank)

SSID = KBC

### Internal KeyBoard Connector



### KB Backlight CONN




Modified CON5 pin define & added N-MOS 2009/07/17

- AFTP6833 1 +5V\_RUN
- AFTP6832 1 CN7\_P2
- AFTP6834 1 KB\_BL\_DET#
- AFTP6861 1 KB\_BL\_CTRL#

SSID = Touch.Pad

### TouchPad Connector



- AFTP6815 1 +5V\_RUN
- AFTP6816 1 TPCLK
- AFTP6817 1 TPDATA

UMA


**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Keyboard/Touch Pad**

Size: Custom Document Number: **Vostro Calpella** Rev: SA

Date: Tuesday, September 08, 2009 Sheet 68 of 90

### Hall Sensor Connector




UMA




Title		
<b>Hall sensor</b>		
Size	Document Number	Rev
A3	<b>Vostro Calpella</b>	SA
Date:	Tuesday, September 08, 2009	Sheet 69 of 90

### GOLDEN FINGER FOR DEBUG BOARD



UMA


 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title <b>Debug port</b>
		Size A3
Date: Tuesday, September 08, 2009		Sheet 70 of 88

(Blank)

UMA



Title		
<b>PX Swith-2</b>		
Size	Document Number	Rev
A3	<b>Vostro Calpella</b>	<b>SA</b>
Date: Tuesday, September 08, 2009		
Sheet 71 of 90		1



UMA



Title **Braidwood**



Size A3 Document Number **Vostro Calpella** Rev SA

Date: Tuesday, September 08, 2009 Sheet 72 of 90



### Camera Connector

2009/07/31  
 Change CAMERA1 connector pin define.  
 For cable is already to be finished




- AFTP7302 1 AUD\_DMIC\_CLK\_G
- AFTP7303 1 AUD\_DMIC\_IN0\_R
- AFTP7304 1 +3.3V\_CAMERA
- AFTP7305 1 CAMERA\_USB1-
- AFTP7306 1 CAMERA\_USB1+

UMA

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <b>Camera Connector</b>	
Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>SA</b>	
Date: Tuesday, September 08, 2009		Sheet 73	of 90

UMA/DIS LVDS signal select circuit




FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMSn+ = ATMSn+ TMSn- = ATMSn- TMSCLK+ = ATMSCLK+ TMSCLK- = ATMSCLK- BTMSn+ = High Impedance BTMSn- = High Impedance BTMSCLK+ = High Impedance BTMSCLK- = High Impedance	TMSn+ TMSn- TMSCLK+ TMSCLK-
H	TMSn+ = BTMSn+ TMSn- = BTMSn- TMSCLK+ = BTMSCLK+ TMSCLK- = BTMSCLK- ATMSn+ = High Impedance ATMSn- = High Impedance ATMSCLK+ = High Impedance ATMSCLK- = High Impedance	TMSn+ TMSn- TMSCLK+ TMSCLK-


FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMSn+ = ATMSn+ TMSn- = ATMSn- TMSCLK+ = ATMSCLK+ TMSCLK- = ATMSCLK- BTMSn+ = High Impedance BTMSn- = High Impedance BTMSCLK+ = High Impedance BTMSCLK- = High Impedance	TMSn+ TMSn- TMSCLK+ TMSCLK-
H	TMSn+ = BTMSn+ TMSn- = BTMSn- TMSCLK+ = BTMSCLK+ TMSCLK- = BTMSCLK- ATMSn+ = High Impedance ATMSn- = High Impedance ATMSCLK+ = High Impedance ATMSCLK- = High Impedance	TMSn+ TMSn- TMSCLK+ TMSCLK-

UMA/DIS CRT Hsync/Vsync select circuit




UMA/DIS CRT signal select circuit




$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1





close to connector




UMA/DIS HDMI signal select circuit



UMA HDMI level shift circuit



# LAN board CON




**20.F1009.040**

2009/07/28  
Change connector to 20.F0692.060  
2009/08/17  
Change connector to 20.F1044.040  
and change pin define  
2009/08/25  
Change connector to 20.F1009.040


2009/07/27  
Change TPM to connector  
2009/07/30  
Change TPM1 connector to 20.K0238.010

Place near CON1




AFTP7664	1	+5V_ALW
AFTP7665	1	+3.3V_ALW
AFTP7661	1	+3.3V_RUN
AFTP7631	1	USB_PWR_EN#
AFTP7672	1	USB_OC#_1
AFTP7637	1	USB_PN0
AFTP7638	1	USB_PP0
AFTP7641	1	USB_PN1
AFTP7643	1	USB_PP1
AFTP7655	1	GPIO_DSM
AFTP7631	1	PCIE_IRXP3_LRTXP3
AFTP7641	1	PCIE_IRXN3_LRTXN3
AFTP7643	1	PCIE_ITXP3_LRXP3
AFTP7645	1	PCIE_ITXN3_LRXN3
AFTP7647	1	CLK_PCIE_LAN
AFTP7649	1	CLK_PCIE_LAN#
AFTP7641	1	CLKREQ# LAN
AFTP7641	1	PLT_RST#
AFTP7647	1	PM_LAN_ENABLE
AFTP7651	1	PCIE_WAKE#

## TPM board CON



**20.K0238.010**

Place near TPM1



AFTP7673	1	LPC_LAD0
AFTP7671	1	LPC_LAD1
AFTP7671	1	LPC_LAD2
AFTP7675	1	LPC_LAD3
AFTP7675	1	LPC_LFRAME#
AFTP7675	1	PLT_RST#
AFTP7675	1	INT_SERIRQ
AFTP7675	1	PCLK_TPM
AFTP7675	1	+3.3V_RUN


UMA



Title <b>LAN Board Connector</b>		
Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>SA</b>
Date: Tuesday, September 08, 2009	Sheet 76	of 88


# SSID = User.Interface

## Audio board CON





2009/07/27  
Change CON4 PIN define  
Remove +15V\_ALW  
2009/07/29  
Change CON4 connector to 20.K0275.028  
And change CON4 pin define  
2009/08/03  
Change CON4 pin define.  
2009/08/18  
Change CON4 connector P/N:20.K0315.020  
2009/08/19  
Remove AUD\_VREFOUT\_B from Audio board to main board.

AFTP7706	1	+3.3V_RUN
AFTP7709	1	WIRELESS_ON#/OFF
AFTP7702	1	WLAN_ACT
AFTP7703	1	BLUETOOTH_EN
AFTP7704	1	BT_LED
AFTP7705	1	BT_ACT
AFTP7707	1	USB_PP8
AFTP7708	1	USB_PN8
AFTP7713	1	EXT_MIC_JD#
AFTP7714	1	AUD_EXT_MIC_L
AFTP7715	1	AUD_EXT_MIC_R
AFTP7716	1	AUD_HP1_JD#
AFTP7717	1	AUD_VREFOUT_B
AFTP7718	1	AUD_HP1_JACK_L
AFTP7719	1	AUD_HP1_JACK_R



## IO board CON



AFTP7786	1	PCIE_CLK_RQ5#
AFTP7758	1	+3.3V_ALW
AFTP7757	1	+3.3V_RUN
AFTP7760	1	+1.5V_RUN
AFTP7762	1	USB_PN12
AFTP7759	1	USB_PP12
AFTP7761	1	PCIE_IRXN5_NTXN5
AFTP7765	1	PCIE_IRXP5_NTXP5
AFTP7764	1	PCIE_ITXN5_NRXN5
AFTP7763	1	PCIE_ITXP5_NRXP5
AFTP7771	1	CLK_PCIE_NEW#
AFTP7770	1	CLK_PCIE_NEW#
AFTP7766	1	PCIE_WAKE#
AFTP7769	1	NEWCARD_CLKREQ#
AFTP7768	1	PCH_SMB_CLK
AFTP7767	1	PCH_SMB_DATA
AFTP7777	1	PM_SLP_S3#
AFTP7776	1	PM_SLP_S4#
AFTP7774	1	BATT_LED_WHITE
AFTP7773	1	BATT_LED_ORANGE
AFTP7772	1	PWR2_LED
AFTP7775	1	CLK_PCIE_RSU230
AFTP7780	1	CLK_PCIE_RSU230#
AFTP7778	1	PCIE_ITXP1_CRXP1
AFTP7778	1	PCIE_ITXN1_CRXN1
AFTP7783	1	PCIE_IRXP1_CTXP1
AFTP7782	1	PCIE_IRXN1_CTXN1
AFTP7781	1	PLT_RST#

2009/07/28  
Change CON6 connector to 20.K0286.040  
2009/08/05  
Change CON6 pin define  
2009/08/12  
Change CON6 pin define

UMA


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**IO Board/Audio Board Connector**


Size A3 Document Number **Vostro Calpella** Rev SA

Date: Tuesday, September 08, 2009 Sheet 77 of 90

# Finger Printer Connector




# LED&Capacity board CONN



UMA


**SSID = Mechanical**

**BOSS:**





2009/07/30  
Change connector








**For CPU HOLE:**



**HOLE:**






UMA








**SSID = VIDEO**




**+IFPAB\_IOVDD**




**+IFPC\_IOVDD**



**+IFPAB\_PLLVDD**




**+IFPC\_PLLVDD**



Unused IFP Interfaces setting  
2009/06/03




2009/08/05  
 Added +VCC\_GFX\_CORE and +1.5V\_RUN\_GPU  
 power decoupling capacitors.




Layout notice:  
 VDD\_SENSE need check layout SPEC.



Revised decoupling C 2009/05/28

2009/07/28  
 Added 8246 cap.









Strap pin	Strap pin define	Default Setting	Resistor Value	
			Pull-up	Pull-low
STRAP2	PCI_DEVID[3:0]	N11P-QE1 1 0 0 1 N10P-QE 1 0 0 0	R8308 N11P-QE1 10K ohm	R8316 DY
ROM_SI_GPU	RAM_CFG[3:0]	SAMSUNG 0 0 1 1 HYNIX 0 0 1 0	R8308 SAMSUNG 20K ohm	R8316 HYNIX 15K OHM





64X16 SAMSUNG K4W1G1646E-HC12 P/N:72.41164.H0U  
 64X16 HYNIX H5TQ1G63BFR-12C P/N:72.51G63.C0U





SSID = PWR.Plane.Regulator\_GFX


$$V_{out} = 0.704V * (R1 + R2) / R2$$

DIS  
Thermal Design Current = 21.5A  
Max Current = 31.66A  
34.83A < OCP < 41.16A

Frequency setting  
470K --> 290KHz  
200K --> 340KHz  
100K --> 380KHz  
39K --> 430KHz

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
H	H	0.96V
H	L	0.88V
L	L	0.8V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A  
O/P cap: 330U 2V EEP5X0D331ER 9mOhm 3Arms Panasonic/ 79.33719.L01  
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037  
Switching freq-->350KHz




UMA

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title <b>TPS51218 +VCC GFX CORE</b>		
Size	Document Number	Rev
Custom	<b>DW Calpella (Discrete)</b>	<b>X00</b>
Date: Tuesday, September 08, 2009	Sheet 86	of 90


2009/08/10  
 Changed R8704,R8710,R8711 current-limiting resistor value from 10k to 100k ohm.  
 Added R8713,R8716,R8717 current-limiting resistor between the N-PET gate and turn on 12-V logic.

### +3.3V\_RUN\_GPU




Added +1.05V\_GFX\_PCIE, +1.5V\_RUN\_GPU power switch 2009/05/25

### +1.05V\_GFX\_PCIE:



Added discharge circuit 2009/06/17


### +1.5V\_RUN\_GPU:



Place near device side(VGA chip), use 10 mil trace between power rail and Q8701 Drain

### +1.8V\_RUN\_GPU

### RT9025 for +1.8V\_RUN\_GPU



Added +1.8V\_RUN\_GPU 2009/07/17

UMA


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsieh, Taipei Hsien 221, Taiwan, R.O.C.

File: **LDO 1.8V**



Size	Document Number	Rev
Custom	<b>Vostro Calpella</b>	<b>SA</b>
Date: Tuesday, September 08, 2009	Sheet 87 of 90	

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	12	2009/07/13		DW70 need support Clarkfield(Qual core)	Add VTT_SELECT pin to control VTT_CORE voltage level	SA
2	21	2009/07/13			Add USB port for right side board	SA
3	23	2009/07/13			Follow 15 inch PCI-E port	SA
4	65	2009/07/13			Add SIM card schematic	SA
5	76	2009/07/13			Add LAN board connector schematic	SA
6	77	2009/07/13			Change IO board connector and add Audio board connector	SA
7	78	2009/07/13			Add Finger Printer Connector schematic	SA
8	30,60	2009/07/14			Remove AUDIO Schematic and speaker connector	SA
9	35	2009/07/14			Remove LAN Schematic	SA
10	54	2009/07/14			LCD_BRIGHTNESS follow 15 inch schematic	SA





64X16 SAMSUNG K4W1G1646E-HC12 P/N:72.41164.H0U  
 64X16 HYNIX H5TQ1G63BFR-12C P/N:72.51G63.C0U



**SSID = VIDEO**

