

PWA : Y507R
 PWB : Y509R
 SCH : Y510R

Calpella Intel Discrete Block Diagram

VER : D3A

POWER

AC/BATT CONNECTOR	PG 55
BATT CHARGER	PG 45

CLOCK
 SLG8SP585V
 (QFN-64) PG 15

FAN & THERMAL
 EMC1422
 (8P TSSOP) PG 37

Clarksfield (Qual Core)
 (989 PGA)
 PG 3,4,5,6

SYSTEM POWER

PCH REGULATOR +1.05V_PCH PG 49	SYS VR +5V_ALW2/+3.3V_ALW +5V_ALW/+15V_ALW PG 51	VGA Core +VCC_GFX_CORE +1.1V_GFX_PCIE PG 52
DDR3 VR +1.5V_SUS/+0.75V_DDR_VTT PG 47	CPU VR +1.1V_VTT PG 48	REGULATOR +1.8V_RUN PG 46
Load Switch +5V_SUS/+3.3V_SUS/+5V_RUN/ +3.3V_RUN/+1.5V_RUN/ +1.5V_GDDR PG 54	VCC Core +VCC_CORE PG 50	VGA VDDCI +VDDCI PG 53

DDR3-SODIMM1 PG 13
 800 / 1066 MHZ DDR III

DDR3-SODIMM2 PG 14
 800 / 1066 MHZ DDR III

Subwoofer CONN PG 40

Subwoofer AMP
 MAXIM MAX9759
 (16 Pin TQFN) PG 40

AUDIO
 IDT 92HD73C
 (56 LQFP)
 9 x 9 mm
 PG 38

Amplifier
 TI TPA6040A4
 (32 Pin QFN) PG 39

Amplifier
 TI TPA4411MRTJR
 (20 Pin QFN) PG 39

MIC

Internal Speaker

HP2

HP1

Camera + D-MIC PG 35

TV CONN PG 33

USB CONN

USB/eSATA Combo
 PG 33 & eSATA board

SATA-ODD PG 34

SATA-HDD PG 34

1394 CONN PG 27

CardReader CONN PG 27

PC Card/1394
 RICOH R5U230
 (48 Pin QFN)
 6 x 6 mm
 PG 26

Ibex Peak-M
 PG 7,8,9,10,11,12

AMD M96XT
 PCI EXPRESS GFX
 (962 FCBGA)
 PG 17,18,19,20

DDR3 x 8 (1G, 64Mx16 bit)
 (100P FBGA)
 PG 21,22

WWAN MINI-CARD PG 32

WLAN Half MINI-CARD PG 31

UWB/BT MINI-CARD PG 32

Express Card PG 28

LAN
 Broadcom BCM5784M
 (68P QFN) PG 41

HDMI CONN. PG 23

DISPLAYPORT PG 23

Panel Connector PG 24

CRT CONN. PG 25

GPU THERMAL
 ANALOG DEVICES ADM1032
 (8 MSOP) 3 x 3 mm
 PG 20

Express Switch
 RICOH R5538D001
 (20 QFN) 4 x 4 mm
 PG 28

Magnetic PG 42

RJ45 PG 42

PAD & SCREW & SPRING PG 44

System Reset Circuit PG 43

To IO Board
 (USB*2/ MIC/ HP2/ HP1/ LED)
 PG 40

To Daughter Board
 (Power Button/Speaker/ KB LED/Touch PAD/ Media Button)
 PG 35

SPI ROM 2MB
 (8 Pin SO8W) PG 30

Keyboard PG 35

CIR PG 30

Touchpad

Media Button

LED PG 36

RTC PG 30



Title BLOCK DIAGRAM		
Size	Document Number Calpella	Rev 3A
Date:	Thursday, August 20, 2009	Sheet 1 of 61


Table of Contents

PAGE	DESCRIPTION
1	Block Diagram
2	Front Page
3-6	CPU (Clarksfield)
7-12	PCH (IBex Peak-M)
13-14	DDR3 SO-DIMM(204P)
15	Clock Generator
16-22	GPU (M96XT)
23	HDMI & DP
24	LCD connector
25	CRT
26	Card reader PCIe interface
27	Card reader & 1394 CONN
28	Express card
29	SIO (IT8512)
30	Flash/RTC/CIR
31	WLAN
32	WWAN/WPAN
33	USB & eSATA & TV
34	SATA HDD & ODD
35	KB/CCD/UI
36	LED
37	FAN/Thermal
38-40	Audio/CONN/Subwoofer (92HD73C).
41-42	LAN/RJ45 (BCM5784M)
43	System Reset Circuit
44	PAD & SCREW & SPRING
45	CHARGER (MAX8731A)
46	1.8V_RUN (TPS51218)
47	1.5_SUS/0.75(TPS51116)
48	1.1V_VTT(TPS51218)
49	1.05V_PCH (TPS51218)
50	VCC_CORE(MAX17036GTL+)
51	3.3V/5V/15V (MAX17020)
52	VGA_M97(MAX8792)
53	VDDCI_M97(TPS51218)
54	Run Power Switch
55	DCIN & Batt
56	XDP Connector
57	Power Block Diagram
58	SMBUS BLOCK
59	Power status

Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51,52,53	MAIN POWER		S0-S5
+RTC_CELL	+3.0V~+3.3V	8,11,29,30	RTC		S0-S5
+3.3V_ALW	+3.3V	3,29,30,34,35,36,43,45,51,54,55	8051 POWER	ALWON	S0-S5
+5V_ALW	+5V	24,33,34,35,47,51,52,54	LCD/CHARGE POWER	ALWON	S0-S5
+15V_ALW	+15V	24,34,51,54	LARGE POWER	+5V_ALW	S0-S5
+3.3V_LAN	+3.3V	41,42	LAN POWER	AUX_ON	
+5V_SUS	+5V	11,46,48,49,52,53,54	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	7,8,9,10,11,20,24,28,29,42,43,46,47,48,49,52,53,54	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.5V_SUS	+1.5V	3,5,13,14,47,52,54	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.75V	13,14,47,54	SODIMM POWER	SUS_ON	
+5V_RUN	+5V	11,18,23,25,33,35,36,37,38,50,54	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	7,8,9,10,11,13,14,15,18,23,24,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,50,52,54,56	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V	5,11,17,18,19,46,54	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	28,31,32,54	PCH POWER	1.5V_RUN_ON	
+1.1V_VTT	+1.1V	3,5,10,11,48,50,56	CPU POWER	RUN_ON	
+1.05V_PCH	+1.05V	8,9,11,15,49	PCH POWER	RUN_ON	
+VCC_CORE	+0.7V~+1.5V	5,50	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	24	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	34	Module Power	MODC_EN#	
+5V_HDD	+5V	34	HDD Power	HDDC_EN#	
+5V_ALW2	+5V	35,36,51,54,55	LED power source	LDO output	

GND PLANE	PAGE	DESCRIPTION
⏚ AGND	38,39,40	
⏚ AGND_DC/DC	51	
⏚ AGND_VCORE	50	
⏚ GND	ALL	




**QUANTA
COMPUTER**

Title: FRONTPAGE

Size: Document Number: Rev 3A

Date: Thursday, August 20, 2009 Sheet 2 of 61

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.



Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.



Title CPU 2/4(DDR)		
Size RMS	Document Number	Rev 3A
Date: Thursday, August 20, 2009	Sheet 4	of 61

AUBURDALE/CLARKSFIELD PROCESSOR (POWER)

AUBURDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



5/14: Change to GND to support Arrandale disable

5/14: Change to NC to support Arrandale disable

QUANTA COMPUTER

File: CPU 34(POWER)

Size: Document Number R1M5


Date: Thursday, August 20, 2009

Sheet 5 of 61






Rev 3A

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)


AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



Processor Generated SO-DIMM VREF_DQ (M3)
Connect to page 13, 14




Scott_0630:Change R294 footprint from RC0402-C to RC0402




The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

	1	0
CFG0 (PCI-Epress Configuration Select)	Single PEG (Default)	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation (Default)	Lane Numbers Reversed
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port (Default)	Enabled; An external Display port device is connected to the Embedded Display port
CFG7 (Clarkfield (only for early samples pre-ES1))	Common motherboard design	For early samples pre-ES1 CFD (Default)



IBEX PEAK-M (DMI,FDI,GPIO)




IBEX PEAK-M (LVDS,DDI)



FDI Disable :
NC all signals
as DG 1.1,
Page 82 & 83











LVDS Disable :
All signals associated
with the interface can
be left as No connects.

CRT Disable :
CRT_RED
CRT_GREEN
CRT_BLUE
CRT_HSYCN
CRT_VSYNC
Leave as NC (floating).




Title		
PCH 1/E(DMI_VIDEO)		
Size	Document Number	Rev
RMS		3A
Date:	Thursday, August 20, 2009	Sheet 7 of 61


IBEX PEAK-M (HDA,JTAG,SATA)



Notes : Put AC Coupling Cap. near device side. As DG1.1, Page 299, the series capacitors may be placed at any point on the traces between PCH and the Serial ATA connector. However, it is recommended that they should be close to the connector for optimal signal quality




Notes : FIS-based Port Multiplier support on SATA Ports 4 and 5 in AHCI/RAID mode.




Title		PCH 2/E(SATA_SPI)	
Size	Document Number	Rev 3A	
	RMS		
Date:	Thursday, August 20, 2009	Sheet	8 of 61

IBEX PEAK-M (PCI,USB,NVRAM)




Change Cardreader to PCIE Interface!
Del PCI debug card!




ibexPeak_M_R1P0




IBEX PEAK-M (PCI-E,SMBUS,CLK)



ibexPeak_M_R1P0



ibexPeak_M_R1P0



Boot BIOS Strap

PCI_GNT1#	PCI_GNT0#	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

A16 swap override Strap/Top-Block Swap Override jumper

PCI_GNT3#	Swap Override
0	A16 swap override/Top-Block Swap Override enabled
1	Default

4/28: Change polarity to prevent leakage

5/13: Added MOSFET Q81 to prevent leakage from 3.3V_SUS to cardreader during S3

5/4: Added MOSFET Q80 to prevent leakage from 3.3V_SUS to cardreader during S3

5/3: Added 0 ohms and change pull up to PCH side

5/3: Added 0 ohms to GND according to Intel recommendation


QUANTA COMPUTER

File: PCH_36(PCI_SMBUS_CLK)




Size	Document Number	Rev
	RMG	3A

Date: Thursday, August 20, 2009 Sheet 9 of 61

IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




Note : TP3 is not part of the JTAG interface, but is required to select the Boundary Scan test mode.



!!!
5/6: Added GPIO57 to recognize M96 and Madison
1 = M96 ; 0 = Madison

<http://hobi-elektronika.net>



DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH

Anti-Theft Enabled	
NV_ALE	High = Enable (Default) Low = Disable

2/12: Peter: According to checklist, default is set to low for disabling anti-theft!

SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------

QUANTA COMPUTER


Title: PCH 4/6(GPIO)

Size: Document Number RMs
Date: Thursday, August 20, 2009

Rev: 3A

Sheet: 10 of 61




IBEX PEAK-M (GND)



Title		
PCH 6/6(GND)		
Size	Document Number	Rev
	RMS	3A
Date:	Thursday, August 20, 2009	Sheet 12 of 61


5/13: Change connector from Tyco to Foxconn to avoid shortage

Channel A




For CH A SO-DIMM VREF_DQ for M2
 Delete according to Intel Design Change

M1 VREF 5/18: Separate voltage divider for M_VREF_DQ_DIMM0 and M_VREF_CA_DIMM0 to follow Intel CRB design
 6/02: Change M1 from voltage regulator to voltage divider



<http://hobi-elektronika.net>






QUANTA COMPUTER

Title		DDR3 DIMM-A
Size	Document Number	Rev
	RMS	3A
Date:	Thursday, August 20, 2009	Sheet 13 of 61

5/13: Change connector from Tyco to Foxconn to avoid shortage

Channel B





Note:
 If SA1_DIM1 = 1, SA0_DIM1 = 0
 SO-DIMMA SPD Address is 0xA4
 SO-DIMMA TS Address is 0x34
 If SA1_DIM1 = 1, SA0_DIM1 = 1
 SO-DIMMA SPD Address is 0xA6
 SO-DIMMA TS Address is 0x36

For CH B SO-DIMM VREF_DQ for M2

Delete according to Intel Design Change

M1 VREF 5/18: Separate voltage divider for M_VREF_DQ_DIMM1 and M_VREF_CA_DIMM1 to follow Intel CRB design
 6/02: Change M1 from voltage regulator to voltage divider





QUANTA COMPUTER

Title: DDR3 DIMM-B



Size: Document Number: Rev 3A

Date: Thursday, August 20, 2009 Sheet 14 of 61


Realtek: 0.1uF x 6pcs, 22uF x 1pcs
 IDT: 0.1uF x 5pcs, 10uF x 1pcs




Place the 33 ohm resistors close to the CK 505



Realtek: 0.1uF x 3pcs, 22uF x 1pcs
 IDT: 0.1uF x 2pcs, 10uF x 1pcs



+VDDIO_CLK:
 SLG date sheet (V0.2) P15: Min 1.05V, Max 3.465V,
 Realtek date sheet (V1.2) P11: Min 1.05V, Max 3.3V,
 IDT date sheet (V0.7) P10: Min 0.9975V, Max 3.465V.



PIN 30	CPU_0	CPU_1
0 (default)	133MHz	133MHz
1 (0.7V-1.5V)	100MHz	100MHz



CPU_SEL:
 SLG date sheet (V0.2) P15:
 High Voltage: Min 0.7V, Max 1.5V.
 Low Voltage: Min Vss-0.3V, Max 0.35V,
 Realtek date sheet (V1.2) P11:
 High Voltage: Min 0.7V, Max 1.5V.
 Low Voltage: Min Vss-0.3V, Max 0.35V,
 IDT date sheet (V0.7) P10:
 High Voltage: Min 0.7V, Max 1.5V.
 Low Voltage: Min Vss-0.3V, Max 0.35V!



3 PCIE_MTX_GRX_P[0..15]
3 PCIE_MTX_GRX_N[0..15]

ASIC PN 100-CK QCI P/N
M96-M2 XT A13 216-0729051 100-CK3186 AJ072900T08
M97-M2 LP A11 216-0731001 100-CG1806 AJ073100T01

PCIE_MRX_GTX_P[0..15] 3
PCIE_MRX_GTX_N[0..15] 3



3,9,26,28,29,31,32,41,56 PLTRST# R100 1 PERST# 216-0729051(M96-M2 XT)

QUANTA COMPUTER

Title: M96XT_PCIE


Size: Document Number RMs Rev 3A

Date: Thursday, August 20, 2009 Sheet 16 of 61

Memory Straps		RAM TYPE_CFG3	RAM TYPE_CFG2	RAM TYPE_CFG1	RAM TYPE_CFG0
800 MHz 512MB(32M*16) Hynix_Tiva die	H5TQ5163MFR-12	1	1	1	1
reserve for Qimonda		1	1	1	0
reserve for Samsung		1	1	0	1
800 MHz 1GB(64M*16) Hynix_Orion die	H5TQ1G63BFR-12C	1	0	1	1
800 MHz 1GB(64M*16) Qimonda_A1 die	IDGH1G-04A1F1C-16X	1	0	1	0
800 MHz 1GB(64M*16) Samsung_E die	K4W1G1646E-HC12	1	0	0	1


Note : Required Frequency = 800 MHz

+1.8V_RUN




VRAM TYPE

+3.3V_DELAY






APERTURE SIZE












+3.3V_DELAY



MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CFG2 GPIO13	CFG1 GPIO12	CFG0 GPIO11	
128MB	0	0	0	
256MB	0	0	1	
64MB	0	1	0	



CONFIGURATION STRAPS				
STRAPS	PIN	DESCRIPTION		SET
TX_PWRS_ENB	GPIO0	PCIe FULL TX OUTPUT SWING 0 = 50% Tx output swing 1 = Full Tx output swing		1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0 = Disable ; 1 = Enable		1
BIF_GEN2_EN_A	GPIO2	0 = Advertises the PCIe device as 2.5 GT/s capable at power-on. 1 = Advertises the PCIe device as 5.0 GT/s capable at power-on.		0
GPIO_5_AC_BATT (M96-M2)	GPIO5	1 = AC (Performance mode) 0 = Battery saving mode		1
VGA_DIS	GPIO9	0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller		0
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 = Disable ; 1 = Enable		0
AUD[1] AUD[0]	VGASYN2 VGASYN3	AUD[1]: 00 - No audio function; 01 - Audio for DisplayPort only; 10 - Audio for DisplayPort and HDMI if dongle is detected; 11 - Audio for both DisplayPort and HDMI.		11
VIP_DEVICE_STRAP_EN	BIOS_ROM_EN	VIP Device Strap Enable 0 = Disable ; 1 = Enable		0



Layout Note:
Place 150 ohm termination resistors close to ATI CHIP.

Scott_0703:Delete Spread Spectrum XTAL circuit as placement required of thermal issue.


216-0729051(M96-M2 XT)
<http://hobi-elektronika.net>

QUANTA COMPUTER

File: M96XT_IO & STRAP

Size: Document Number RWS

Date: Thursday, August 20, 2008 Sheet 17 of 61



5/18: Adjusted cap values and quantities!

Scott_0701: Change 5pcs*22u to 5pcs*47u as Loki's suggestion

5/13: Added 5 0805 caps!

Scott_0821: Change R704 F/P to 0603 type.

(For M96, 1.2V @ 375mA VDDCI) VDDCI UNDER REVIEW FOR M97

U1 = 3 pcs
10U = 1 pcs

Scott_0819: Reserve +3.3V_delay circuit and add 0ohm resistor from +3.3V_Run to +3.3V_Delay

5/03: Added 4700pF for time tuning purpose
!!! M96 support Back Bias
Park, Madison: pop 0 ohm, depop other parts
M96: pop other parts, depop 0 ohm

!!! Reserve for PX_EN for Park and Madison

QUANTA COMPUTER


File: M96XT_POWER

Size:	Document Number:	Rev:
		3A

Date: Thursday, August 20, 2009 Sheet: 16 of 61

!!!
 For M96/92, DPx_VDD10 = 1.1V
 For M97 DPx_VDD10 = 1.0V

DPC & DPD aren't used.




(1.8V @ 400mA DPE_VDD18; 200mA for DPE/DPF respectively)


0504: Change L19 for low DCR 0.1ohm as AMD suggest.

DPE & DPF for LVDS

(1.1V @ 200mA DPE_VDD10; 100mA for DPE/DPF respectively)







U29C



MEMORY INTERFACE A






MEMORY INTERFACE B



Scott_0703:Delete Spread Spectrum IC as placement require of thermal issue.







http://hobi-elektronika.net



!!! For M96 : Pop 4.7K
For Madison : Pop 0 ohm

DDR3/GDDR3 Memory Stuff Option


	GDDR3	DDR3
MVDDQ	1.8V	1.5V
Ra	40.2R	100R
Rb	100R	100R




0504:Change C100 from 1uF to 1nF according to AMD's suggestion

Q22 SI2303BDS-T1-E3

5/03: Added 4700pF for time tuning purpose



THERMAL MONITOR



5/03: Added 4700pF for time tuning purpose

QUANTA COMPUTER

M96XT_MEMORY/THERM



Size: Document Number RMS

Date: Thursday, August 20, 2009

Sheet: 20 of 61

Rev: 3A

DDR3 64MX16, CH B : 512MB










QUANTA COMPUTER


File: M9EXT_DDR3_B_512M

Size: Document Number RWS

Date: Thursday, August 20, 2008 Sheet 22 of 61



216-0729051 (M96-M2 XT)




**QUANTA
COMPUTER**

Title
M96XT_LVDS & LCD CONN

Size	Document Number RMS	Rev 3A
------	------------------------	-----------

Date: Thursday, August 20, 2009 Sheet 24 of 61




Layout Note:
Setting R,G,B treac impedance to 50 ohm.

4/28: Change to +5V_CRT_REF to prevent leakage

Place near U24, U25 < 200 mil

Place near JVGA1 connector < 200 mil



QUANTA COMPUTER


Title: CRT CONN

Size: RM5 Document Number: RM5 Rev: 3A



Date: Thursday, August 20, 2009 Sheet: 25 of 61

Express Card




+1.5V_CARD Max. 650mA, Average 500mA.
+3V_CARD Max. 1300mA, Average 1000mA.
































Scott_0813: Change CN12 F/P to expcard-1cx41101-pl-26p-l-smt



Scott_0814: Delete L31 as confirm with EMI.



Title			EXPRESS CARD
Size	Document Number	Rev	
	RMS	3A	
Date:	Thursday, August 20, 2009	Sheet	28 of 61



ITE8512E LQFP-128L

KEYBOARD

ADC / DAC

LPC

IR / UART

SMBUS

EGPC

GPIO

PS / 2

FLASH


CLARKSFIELD

ARRANDALE

NC RP22 with new MMB firmware V35 which have internal PU(5.6K) at MMB IC

Scott_0821>Delete SKTOCC# PH as SKTOCC# has been tie to GND on processor package

Board ID Straps




CPU_IDENTIFY (USB_L_SIDE_EN#)
1 = Clarksfield. ; 0 = Arrandale.


BID2	BID1	BID0	RM5
0	0	0	SSI(X00)
0	0	1	PT(X01)
0	1	0	ST(X02)
0	1	1	QT(X03)
1	0	0	
1	0	1	




EC SPI ROM, 8Mbit (1M Byte) 5/12: Change U37 from 2MB to 1MB according to BIOS request!




RTC BATTERY



PCH SPI ROM, (4M Byte) 5/12: Change U36 from 2MB to 4MB according to BIOS request!



Consumer IR






Title FLASH/ RTC/ CIR		
Size RMS	Document Number	Rev 3A
Date: Thursday, August 20, 2009	Sheet 30	of 61



Mini Card Nut



MiniCard WLAN Connector



PCI-Express TX and RX direct to connector



QUANTA COMPUTER

Title: MINI-CARD (WLAN)

Size	Document Number	Rev
	RMS	3A


Date: Thursday, August 20, 2009 Sheet 31 of 61

5/13: Pull up WAKE# to 3.3V_RUN so as to avoid leakage


5/15: Change WAKE# to NC as it is not required

5/08: Swap WWAN and WPAN according to antenna team's suggestion

MiniCard WWAN Connector







5/13: Change SIM card connector to Lotes



Place as close as possible to JMINI connector


layout note: 10 mil trace and 20 mil space for SIM card and UIM_PWR use 20mil



MiniCard Robson, BT. UWB Connector

5/15: Change WAKE# to NC as it is not required

5/03: Added 100p to PLTRST# and PCIE_WAKE# according to EMI request



QUANTA COMPUTER

Title: MINI-CARD (WPAN,WWAN)


Size: Document Number RMS

Date: Thursday, August 20, 2009

Sheet: 32 of 61

Rev: 3A

eSATA Re-driver IC



Scott_0708: Pop R617 for passed eye diagram of MAXIM.


Configuration Table (Enhanced Mode)

EN	MODE	±EN#	±EQ	Input X Equalization	±EM	Output X Emphasis	Function
0	X	X	X	n/a	X	n/a	Chip Power Down
1	1	1	X	n/a	n/a	n/a	Chip enabled, Channel x disabled
1	1	0	0	2.5dB	1.1K to 15K resistor	Resistor Controlled, 6dB to 0dB (0)	Chip and channel enabled, low input equalization
1	1	0	1	6.5dB	1.1K to 15K resistor	Resistor Controlled, 6dB to 0dB (0)	Chip and channel enabled, high input equalization


5/11: Reserved 0 ohms for Pericom enhanced mode select
 5/12: Change IC to Pericom as Maxim failed EA test
 6/23: NC according to Pericom recommendation!

USB POWER SW


Each channel is 1A



USB Power Share




eSATA CONN




5/13: Change Connector to Foxconn to avoid material shortage for Tyco

USB POWER SW



Each channel is 1A






TV module




TV RF Jack & Microwave connector






SATA Connector



3-axis Fall Sensor (HDD data protector)



ODD Connector



Title		
HDD & ODD (SATA)		
Size	Document Number	Rev
	RMS	3A
Date:	Thursday, August 20, 2009	Sheet 34 of 61

To Daughter Board connector

Solid White = System On, Normal Activity
 Off = System off (system off or hibernate);
 "Breathing White" = System in Standby (S3);

Power Button

Speaker


KB LED

Touch Pad




Media Button

Scott_0123:Change CN8 PN with DFHD32MR003(With mylar)




Power Button



Hall Switch



KEYBOARD CONNECTOR




5/03: Populate according to EMI request!
 5/12: Change from CA110084N04 to CA110084N39 due to material shortage!

Array Microphone & Camera

Scott_0814:Delete L29 as confirm with EMI.

The GND (pin 8) for DMIC is defined as AGND. Connect with GND at MB, but separate AGND & GND at coaxial cable & CCD module.



QUANTA COMPUTER

Rev 3A

Document Number RM5

Size of 61


Sheet 35 of 61

Date: Thursday, August 20, 2009

Hinge & Power Button board LED (PWR/Battery indicator)

Hinge LED

Solid White= System On, Normal Activity
 Solid White= Charging (system on);
 Solid White= Charging (system off or hibernate and battery charge <90%);
 Off= Charging (system off or hibernate and battery charge > 90%);
 "Breathing White " = System in Standby (S3);
 Off = System Off (or in Hibernate);




Scott_0821: Change to +5V_ALW power rail for solve LED blinking issue.

Power button board LED:
 Solid White = System On, Normal Activity
 Off= System off (system off or hibernate);
 "Breathing White " = System in Standby (S3)


Hinge LED:

Flashing Amber = Low Battery (S0 and S3 and no AC) when battery charge <10%
 Flash rate = on 1/4 sec., off 3/4 sec.



Hinge LED (PWR/Battery indicator)

L-C filter (reserve R-C) for EMI




Solid White= System On, Normal Activity
 Solid White= Charging (system on);
 Solid White= Charging (system off or hibernate and battery charge <90%);
 Off= Charging (system off or hibernate and battery charge > 90%);
 "Breathing White " = System in Standby (S3);
 Off = System Off (or in Hibernate);

Flashing Amber = Low Battery (S0 and S3 and no AC) when battery charge <10%
 Flash rate = on 1/4 sec., off 3/4 sec.


HDD Activity LED

Flicker with HDD activity.




WLAN

Turns On when WiFi radio is on.




BT / UWB LED

Turns On when Bluetooth radio is on.




WWAN



Turns On when WWAN radio is on.





Title LED		
Size RMS	Document Number RMS	Rev 3A
Date: Friday, August 21, 2009	Sheet 36	of 61





Prevent Backdrive




1. Place C59 close to EMC1422
Total capacitance between D+/D- is 2200pF(max)



QUANTA COMPUTER		
Title: FAN /THERMAL		
Size: RMS	Document Number: RMS	Rev: 3A
Date: Thursday, August 20, 2009	Sheet: 37	of: 61



AZALIA (HD) CODEC





QUANTA COMPUTER

Title: AZELIA CODEC (92HD73C)




Size	Document Number	Rev
	RMS	3A

Date: Thursday, August 20, 2009 Sheet 38 of 61



INTERNAL SPEAKER AMP





Layout Note:
 TPA 4411 : cannot connect EP to GND.
 The reason that we can't solder the pad to vdd or ground is because it is internally connected to VSS.



Layout Note:
 MAX9789A/TPA6040A : need to connect EP (exposed paddle) to GND.
 TPA 4411 : cannot connect EP to GND.
 MAX 4411 : can connect EP to GND.




7/01: Populate according to EMI request!



Layout Note:
 Place close pin 30.








Layout Note:
 Place close to pin 18.

Layout Note:
 Place close TPA6040.




**QUANTA
COMPUTER**

Title: AUDIO AMP		
Size: RMS	Document Number:	Rev: 3A
Date: Thursday, August 20, 2009	Sheet: 39	of: 61




BCM5784M
10mm x 10mm
68-Pin QFN

Note:thermal pad




Place one cap close 42, 48 respectively.




SUPER_IDDQ don't work, to GND directly.

TRANSFORMER


Layout Note:
Route TRD+/- pairs with 100 ohm differential trace impedance.






Place 0.1u physically close to transformer



RJ-45 Connector




Title LAN SWITCH		
Size	Document Number RM5	Rev 3A
Date:	Thursday, August 20, 2009	Sheet 42 of 61




Title		
System Reset Circuit		
Size	Document Number	Rev
	RM5	3A
Date:	Thursday, August 20, 2009	Sheet 43 of 61

H-C276D118P2-8 * 7




H-C236D118P2-8 * 3




h-c236d197p2 * 1




H-C236D158P2 * 4




H-T295X280B236D118P2 * 1




hg-c276i118d118p2 * 2




h-c236d157p2 * 2



h-c394d260p2 * 1



H-C394D260P2-8 * 1




Scott_0731: change H7 & H18 footprint as ME change
Scott_0812:Delete H7 Pin2~Pin9 for layout requite.


h-c236d236n * 2




H-C197D118P2-8 * 1




H-C197D91P2-8 * 1



h-o205x157d138x91p2 * 1




Scott_0701:: Added PV6 according to EMI's suggestion



Scott_0703:Add 8pcs 0ohm resistors R692~R699 for thermal issue as EMI concern.
Scott_0707: Reserver R692~R699.






QUANTA COMPUTER

Title: CHARGER (MAX8731A)

Size: Document Number RM3 Rev 3A


Date: Sheet 45 of 61



Title		
+1.8V_RUN(TPS51218)		
Size	Document Number	Rev
	RMS	3A
Date:	Thursday, August 20, 2009	Sheet 46 of 61

TDC : 0.7A
+0.75V_DDR_VTT


TDC : 21.5A
Peak: 30.7A
OCP: 33.7A



(Note 1) Current Limiting Setting :
 $R_{trip}(Kohm) = 100 * (I_{ocp} - 0.5 * I_{ripple}) * R_{ds(on)}$

Frequency(Fixed) | 400K

Title		
+1.5V_SUS/+0.75V_VTT(TPS51218)		
Size	Document Number	Rev
	RMS	3A
Date:	Thursday, August 20, 2009	Sheet 47 of 61




TDC : 12.6A
 Peak: 18.1A
 OCP: 19.9A

Frequency(PR64=470K)	300K
----------------------	------

VTT_SELECT:
 High level 1.05V for Auburndale
 Low level 1.1V for Clarksfield


18,24,43,46,47,49,54 RUN_ON

Title		
+1.1V_VTT(TPS51218)		
Size	Document Number	Rev
	RMS	3A
Date:	Thursday, August 20, 2009	Sheet 48 of 61




Title		
+1.05V_PCH(TPS51218)		
Size	Document Number	Rev
	RMS	3A
Date:	Thursday, August 20, 2009	Sheet 49 of 61

+VCC_CORE (MAX17036GTL+)



45W CPU
TDC : 40A
Peak : 52A
OCP : 57A

File			+VCC_CORE (MAX17030)		
Size	Document Number		RMS		Rev
					3A
Date:	Thursday, August 20, 2009	Sheet	50	of	61



TDC : 4.9A
Peak: 7.0A
OCP: 7.7A

TDC : 7.7A
Peak: 11A
OCP: 12.1A

TON	Frequency
GND	OUT1@400K , OUT2@500K
VCC	OUT1@200K , OUT2@300K
OPEN	OUT1@400K , OUT2@300K


PU 10K at Page 22 (GPU Thermal Monitor side)

QUANTA COMPUTER

Title: +3.3V/+5V/+15V (MAX17020)

Size	Document Number	Rev
	RM5	3A



Date: Thursday, August 20, 2009 Sheet 51 of 61




TDC : 27.5A
Peak: 37.6A
OCP: 39A

Frequency(PR8=200K) 300K

GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	GFX_CORE_CNTRL2	+VCC_GFX_CORE
LOW	LOW	LOW	1.2V
HIGH	LOW	LOW	1.1V
HIGH	HIGH	LOW	1.0V
HIGH	HIGH	HIGH	0.9









+1.1V_GFX_PCIE
TDC : 2.2A




TDC : 2.8A
 Peak: 4.0A
 OCP: 4.4A

Frequency(PR97=470K)	300K
----------------------	------


Title		+VDDCI_M97(TPS51218)	
Size	Document Number	Rev	
	RM5	3A	
Date:	Thursday, August 20, 2009	Sheet	53 of 61



Reserve discharge path




Size: RMS	Document Number: R5	Rev: 3A
Date: Thursday, August 20, 2009	Sheet: 54	of: 61




FOX_BP02096-B51F5-7F
 BAT-200045MR009H588ZR-9P-R-V

CN27
 Adapter1+
 Adapter2+
 PSID
 Adapter1-
 Adapter2-
 MLX_87437-0573
 87437-0543-5p-r

 QUANTA COMPUTER		Title	
		DCIN & Batt	
Size	Document Number	Rev	
	RMS	3A	
Date:	Thursday, August 20, 2009	Sheet	55 of 61


CPU XDP



PCH XDP

DEL PCH XDP as FM9 confirmed with Intel that its not necessary!


RM5 Power Design Block Diagram 2009/02/25



- (1) AC : DC_IN -> DC_IN_SS -> +PWR_SRC
Bat : +VCHGR -> +PWR_SRC
- (2) +5V_ALW2, +3.3V_ALW
- (3) MAIN_PWR_SW#
- (4) 5V_ALW_ON
- (5) +5V_ALW -> +15V_ALW
- (6) SUS_ON
- (7) All SUS power & PWRGD
- (8) SIO_PWRBTN#, PCH_RSMRST#
- (9) SIO_SLP_S5#, SIO_SLP_S3#
- (10) RUN_ON_1, RUN_ON, GFX_RUN_ON
- (11) All RUN power & PWRGD
- (12) HWPG
- (13) IMVP_VR_ON
- (14) IMVP_PWRGD
- (15) CLK_PWRGD
- (16) RESET_OUT#
- (17) PCH_PWRGD
- (18) H_CPUPWRGD
- (19) PLTRST#

QUANTA COMPUTER

Title: Power Block Diagram
 Size: Document Number RM5
 Date: Thursday, August 20, 2009 Sheet 57 of 61 Rev 3A



POWER STATES

State \ Signal	SLP_S3#	SLP_S4#	SLP_S5#	S4_STATE#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	N/A	HIGH	N/A	ON	ON	ON	ON
S3 (Suspend to RAM) / M-OFF	LOW	N/A	HIGH	N/A	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	N/A	HIGH	N/A	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	N/A	LOW	N/A	ON	OFF	OFF	OFF

PM TABLE

power plane \ State	+RTC_CELL	+DC_IN +DC_IN_SS +PWR_SRC +CPU_PWR_SRC +5V_ALW2 +MMB_PWR +3.3V_ALW	+5V_ALW +15V_ALW +5V_SUS +3.3V_SUS +3.3V_LAN +3.3V_CARDAUX +1.8V_SUS +1.5V_SUS	+VCC_CORE +0.75V_DDR_VTT +1.05V_PCH +1.1V_GFX_PCIE +1.2V_LOM +1.5V_RUN +1.5V_CARD +1.8V_RUN +3.3V_RUN +3.3V_DELAY +3.3V_R5C833	+3.3V_RUN_CARD +3.3V_CARD +5V_RUN +LCDVCC +5V_HDD +5V_MOD +5V_SPK_AMP +VDDA +GFX_PWR_SRC
S0	ON	ON	ON	ON	ON
S3	ON	ON	ON	OFF	OFF
S5 & S4 with AC or BAT	ON	ON	OFF	OFF	OFF
no AC/Battery	ON	OFF	OFF	OFF	OFF

PCI TABLE

PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
NONE			

PCH IBEX PEAK-M	USB PORT#	DESTINATION
	0	Side pair Top / left
	1	Side pair Bottom / left
	2	USB W/ E-SATA port
	3	Reserved
	4	Mini Card (WLAN)
	5	Mini Card (WWAN)
	6	Reserved
	7	Reserved
	8	Mini Card (WPAN)
	9	TV
	10	Express Card
11	Camera	

PCH IBEX PEAK-M	PCI EXPRESS	DESTINATION
	Lane 1	Mini Card-1 WWAN
	Lane 2	Mini Card-2 WLAN
	Lane 3	Mini Card-3 WPAN
	Lane 4	Express Card
	Lane 5	Cardreader
	Lane 6	LOM



Title		Power statu
Size	Document Number	Rev
	RMS	3A
Date:	Thursday, August 20, 2009	Sheet 59 of 61