

RM3 (Paltrow MLK) Block Diagram

VER : 3A

PWA : Y503R/Y504R(TV)
 PWB : Y505R
 SCH : Y506R

SYSTEM POWER

REGULATOR +1.5V_RUN/+1.05V_VCCP PG 48	SYS VR +5V_ALW2/+3.3V_ALW +5V_ALW/+15V_ALW PG 50	VGA Core +VCC_GFX_CORE +1.1V_GFX_PCIE PG 52
DDR3 VR +1.5V_DDR/+0.75V_DDR_VTT +V_DDR_MCH_REF PG 49	CPU VR +VCC_CORE PG 51	REGULATOR +1.8V_SUS PG 53
Load Switch +5V_SUS/+3.3V_SUS/+5V_RUN/+3.3V_RUN/+1.8V_RUN PG 55		

POWER PG 54

- AC/BATT CONNECTOR PG 47
- BATT CHARGER

CLOCK SLG8SP513V (QFN-64) PG 17

FAN & THERMAL EMC1423 (10P TSSOP) PG 39

Penryn (478 Micro-FCPGA) PG 3,4

667 / 800 / 1066 MHz FSB

DDR3-SODIMM1 PG 15 (800 / 1066 MHZ DDR III)

DDR3-SODIMM2 PG 16 (800 / 1066 MHZ DDR III)

Subwoofer CONN PG 42

MIC PG 42 & IB

Internal Speaker PG 37 & DB

HP2 PG 42 & IB

HP1 PG 42 & IB

Camera + D-MIC PG 37

TV CONN PG 35

USB CONN PG 42 & IB

USB/eSATA Combo PG 35 & eSATA board

SATA-ODD PG 36

SATA-HDD PG 36

1394 CONN PG 29 & 1394 board

CardReader CONN PG 29

Subwoofer AMP MAXIM MAX9759 (16 Pin TQFN) PG 42

Amplifier TI TPA6040A4 (32 Pin QFN) PG 41

Amplifier TI TPA4411MRTJR (20 Pin QFN) PG 41

AUDIO IDT 92HD73C (56 LQFP) 9 x 9 mm PG 40

ICH9-M (676 BGA) PG 11,12,13,14

PC Card/1394 RICOH R5C833T (128 Pin TQFP) 14 x 14 mm PG 28,29

Debug Port (Mini PCI) PG 56

SIO ITE ITE8512E (128 Pin LQFP) 16 x 16 mm PG 31

Cantiga (1299 uFCBGA) PG 5,6,7,8,9,10

PCI EXPRESS GFX AMD M96-M2 XT (128 bit) (962 FCBGA) PG 18,19,20,21,22,26

M96-M2 : DDR3 x 8(1G) (96P FBGA) PG 23,24

GPU THERMAL ANALOG DEVICES ADM1032 (8 MSOP) 3 x 3 mm PG 22

PCIEx16

HDMI **HDMI CONN.** PG 25

DP **DISPLAYPORT** PG 25

LVDS **Panel Connector** PG 26

VGA **CRT CONN.** PG 27

PCIE [1] **USB2.0 [5]** **WWAN MINI-CARD** PG 34

PCIE [2] **USB2.0 [4]** **WLAN Half MINI-CARD** PG 33

PCIE [3] **USB2.0 [6]** **UWB/BT MINI-CARD** PG 34

PCIE [4] **USB2.0 [7]** **Express Card** PG 30

PCIE [6] **LAN** Broadcom BCM5784M (68P QFN) PG 43

Express Switch RICOH R5538D001 (20 QFN) 4 x 4 mm PG 30

Magnetic PG 44

RJ45 PG 44

PAD & SCREW & SPRING PG 46

System Reset Circuit PG 45

To IO Board (USB*2/ MIC/ HP2/ HP1/ LED) PG 42

To Daughter Board (Power Button/Speaker/ KB LED/Touch PAD/ Media Button) PG 37



RM3 MB PCB (rev D)



Title BLOCK DIAGRAM		
Size	Document Number RM3	Rev 3A
Date	Wednesday, May 06, 2009	Sheet 1 of 60


Table of Contents

PAGE	DESCRIPTION
1	Block Diagram
2	Front Page
3-4	CPU (Penryn)
5-10	NB (Cantiga)
11-14	SB (ICH9-M)
15-16	DDR3 SO-DIMM(204P)
17	Clock Generator
18-24	GPU (M96XT)
25	HDMI & DP
26	LCD connector
27	CRT
28	Card reader PCI interface
29	Card reader & 1394 CONN
30	Express card
31	SIO (IT8512)
32	Flash/RTC/CIR
33	WLAN
34	WWAN/WPAN
35	USB & eSATA & TV
36	SATA HDD & ODD
37	KB/CCD/UI
38	LED
39	FAN/Thermal
40-42	Audio/CONN/Subwoofer (92HD73C).
43-44	LAN/RJ45 (BCM5784M)
45	System Reset Circuit
46	PAD & SCREW & SPRING
47	CHARGER (MAX8731A)
48	1.05VCCP & 1.5VRUN
49	1.5_DDR/0.75(TPS51116)
50	3.3V/5V/15V (MAX17020)
51	CPU_POWER (ISL6262A) - 2 phase
52	VGA_M86 (MAX8632)
53	1.8V_SUS (TPS51117)
54	DCIN & Batt
55	Load Switch
56	Debug Port (Mini PCI)
57	SMBUS BLOCK
58	Power statu
59	Power Block Diagram

Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,26,32,34,48,49,50,51,52,55	MAIN POWER		S0-S5
+RTC_CELL	+3.0V~+3.3V	11,14,31,32	RTC		S0-S5
+3.3V_ALW	+3.3V	3,13,26,31,32,34,36,37,38,44,46,49,52,53,54	8051 POWER	ALWON	S0-S5
+5V_ALW	+5V	35,36,46,48,49,52,53,54	LCD/CHARGE POWER	ALWON	S0-S5
+15V_ALW	+15V	26,36,37,52,53	LARGE POWER	+5V_ALW	S0-S5
+3.3V_LAN	+3.3V	42,43	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,38,50,51,53	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,20,30,37,38,43,48,49,50,51,53	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,48,49,50,53,55	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,49,53	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,20,25,27,36,37,38,39,40,41,53	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	6,8,9,11,12,13,14,15,17,19,20,22,25,26,27,28,30,33,34,36,38,39,40,41,42,53,55	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V	19,20,21,22,23,24,25,38,53	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,30,33,34,48,,53,55	CALISTOGA/ICH8 POWER	1.5V_RUN_ON	
+1.25V_RUN	+1.25V	6,9,14,49,53	CALISTOGA/ICH8 POWER	1.25V_RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,37,48,55	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.5V	4,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN#	
+5V_HDD	+5V	36	HDD Power	HDDC_EN#	
+5V_ALW2	+5V	37,38,52,53	LED power source	LDO output	







GND PLANE	PAGE	DESCRIPTION
⏚ 8731AGND	46	
⏚ AGND_0.9V	49	
⏚ AGND_DC/DC	52	
⏚ AGND_DC2	48	
⏚ AGND_DDR	49	
⏚ AGND_ISL6260	51	
⏚ GND	ALL	



**QUANTA
COMPUTER**

Title: FRONTPAGE

Size	Document Number RM3	Rev 3A
Date	Wednesday, May 06, 2009	
Sheet	2 of 60	




QUANTA COMPUTER

Title: Penryn (POWER/NC)

Size: Document Number RM3 Rev 3A


Date: Wednesday, May 06, 2009 Sheet 4 of 60



QUANTA COMPUTER

Title: Cantiga_A (HOST)

Size	Document Number	Rev
	RM3	3A
Date	Wednesday, May 06, 2009	Sheet
		5 of 60




CFG5	DMI X2 Select	Low=DMiX2 High=DMiX4(Default)
CFG9	PCI Express Graphic Lane	Low=Reverse Lane High=Normal operation
CFG16	FSB Dynamic ODT	Low=Dynamic ODT Disable High=Dynamic ODT Enable(default)
CFG19	DMI Lane Reversal	Low=Normal(default) High=Lane Reversed
CFG20	SDVO/PCIE Concurrent Operation	Low=Only SDVO or PCIeEx1 is operational (default) High=SDVO and PCIeEx1 are operating simultaneously via PEG port
SDVO_CTRL_DATA	SDVO Present	Low=No SDVO Device Present (default) High=SDVO Device Present

QUANTA COMPUTER

File: Caniga_B (VGA.DMI)
Size: Document Number RMG
Date: Wednesday, May 06, 2009 Sheet 6 of 60 Rev 3A


(15) DDR_A_D[0..63]



DDR SYSTEM MEMORY A

CANTIGA_verB3


(16) DDR_B_D[0..63]




DDR SYSTEM MEMORY B

CANTIGA_verB3

(15) DDR_A_D[0..63]



Title Cantiga_C (DDR3)		
Size	Document Number RM3	Rev 3A
Date	Wednesday, May 06, 2009	Sheet 7 of 60



U30G

- AP33 VCC_SM_1
- AN33 VCC_SM_2
- BH32 VCC_SM_3
- BG32 VCC_SM_4
- BF32 VCC_SM_5
- BD32 VCC_SM_6
- BB32 VCC_SM_7
- BA32 VCC_SM_8
- AY32 VCC_SM_9
- AW32 VCC_SM_10
- AU32 VCC_SM_11
- AT32 VCC_SM_12
- AR32 VCC_SM_13
- AP32 VCC_SM_14
- AN32 VCC_SM_15
- AH31 VCC_SM_16
- BG31 VCC_SM_17
- BF31 VCC_SM_18
- BD31 VCC_SM_19
- BB31 VCC_SM_20
- BA31 VCC_SM_21
- AY31 VCC_SM_22
- AW31 VCC_SM_23
- AU31 VCC_SM_24
- AT31 VCC_SM_25
- AR31 VCC_SM_26
- AP31 VCC_SM_27
- AN31 VCC_SM_28
- AH30 VCC_SM_29
- BG30 VCC_SM_30
- BF30 VCC_SM_31
- BD30 VCC_SM_32
- BB30 VCC_SM_33
- BA30 VCC_SM_34
- AY30 VCC_SM_35
- AW29 VCC_SM_36/NC
- AU29 VCC_SM_37/NC
- AT29 VCC_SM_38/NC
- AR29 VCC_SM_39/NC
- AP29 VCC_SM_40/NC
- AN29 VCC_SM_41/NC
- AH28 VCC_SM_42/NC

POWER

VCC SM

- W28 VCC_AXG_NCTF_1
- W26 VCC_AXG_NCTF_2
- W26 VCC_AXG_NCTF_3
- W26 VCC_AXG_NCTF_4
- W25 VCC_AXG_NCTF_5
- W24 VCC_AXG_NCTF_6
- W24 VCC_AXG_NCTF_7
- W24 VCC_AXG_NCTF_8
- W23 VCC_AXG_NCTF_9
- W23 VCC_AXG_NCTF_10
- AM21 VCC_AXG_NCTF_11
- AK21 VCC_AXG_NCTF_12
- W21 VCC_AXG_NCTF_13
- W21 VCC_AXG_NCTF_14
- W21 VCC_AXG_NCTF_15
- W21 VCC_AXG_NCTF_16
- AM20 VCC_AXG_NCTF_17
- W20 VCC_AXG_NCTF_18
- W20 VCC_AXG_NCTF_19
- W20 VCC_AXG_NCTF_20
- AM19 VCC_AXG_NCTF_21
- AL19 VCC_AXG_NCTF_22
- AK19 VCC_AXG_NCTF_23
- AH19 VCC_AXG_NCTF_24
- AG19 VCC_AXG_NCTF_25
- AF19 VCC_AXG_NCTF_26
- AE19 VCC_AXG_NCTF_27
- AB19 VCC_AXG_NCTF_28
- AA19 VCC_AXG_NCTF_29
- Y19 VCC_AXG_NCTF_30
- W19 VCC_AXG_NCTF_31
- V19 VCC_AXG_NCTF_32
- U19 VCC_AXG_NCTF_33
- U19 VCC_AXG_NCTF_34
- AM17 VCC_AXG_NCTF_35
- AK17 VCC_AXG_NCTF_36
- AH17 VCC_AXG_NCTF_37
- AG17 VCC_AXG_NCTF_38
- AF17 VCC_AXG_NCTF_39
- AE17 VCC_AXG_NCTF_40
- AC17 VCC_AXG_NCTF_41
- AB17 VCC_AXG_NCTF_42
- Y17 VCC_AXG_NCTF_43
- W17 VCC_AXG_NCTF_44
- V17 VCC_AXG_NCTF_45
- U16 VCC_AXG_NCTF_46
- U16 VCC_AXG_NCTF_47
- U16 VCC_AXG_NCTF_48
- U16 VCC_AXG_NCTF_49
- AH16 VCC_AXG_NCTF_50
- AG16 VCC_AXG_NCTF_51
- AF16 VCC_AXG_NCTF_52
- AE16 VCC_AXG_NCTF_53
- AC16 VCC_AXG_NCTF_54
- AB16 VCC_AXG_NCTF_55
- AA16 VCC_AXG_NCTF_56
- Y16 VCC_AXG_NCTF_57
- V16 VCC_AXG_NCTF_58
- U16 VCC_AXG_NCTF_59
- U16 VCC_AXG_NCTF_60



VCC GFX NCTF

- Y26 VCC_AXG_1
- AE25 VCC_AXG_2
- AB25 VCC_AXG_3
- AA25 VCC_AXG_4
- AF24 VCC_AXG_5
- AA24 VCC_AXG_6
- Y24 VCC_AXG_7
- AE23 VCC_AXG_8
- AC23 VCC_AXG_9
- AB23 VCC_AXG_10
- AA23 VCC_AXG_11
- AJ21 VCC_AXG_12
- AG21 VCC_AXG_13
- AE21 VCC_AXG_14
- AC21 VCC_AXG_15
- AA21 VCC_AXG_16
- Y21 VCC_AXG_17
- AH20 VCC_AXG_18
- AF20 VCC_AXG_19
- AE20 VCC_AXG_20
- AC20 VCC_AXG_21
- AB20 VCC_AXG_22
- AA20 VCC_AXG_23
- T17 VCC_AXG_24
- T16 VCC_AXG_25
- AM15 VCC_AXG_26
- AL15 VCC_AXG_27
- AE15 VCC_AXG_28
- AJ15 VCC_AXG_29
- AH15 VCC_AXG_30
- AG15 VCC_AXG_31
- AF15 VCC_AXG_32
- AE15 VCC_AXG_33
- AA15 VCC_AXG_34
- Y15 VCC_AXG_35
- V15 VCC_AXG_36
- U15 VCC_AXG_37
- U14 VCC_AXG_38
- AM14 VCC_AXG_39
- U14 VCC_AXG_40
- U14 VCC_AXG_41
- T14 VCC_AXG_42

VCC GFX

- VCC_SM_LF1 AV44 VCCSM_LF1
- VCC_SM_LF2 BA37 VCCSM_LF2
- VCC_SM_LF3 AM40 VCCSM_LF3
- VCC_SM_LF4 AV21 VCCSM_LF4
- VCC_SM_LF5 AY15 VCCSM_LF5
- VCC_SM_LF6 AM10 VCCSM_LF6
- VCC_SM_LF7 BB13 VCCSM_LF7

VCC SM LF



Layout Note: Place C233 where LVDS and DDR2 taps.

Layout Note: Place on the edge.

+3.3V_RUN



U30F

- AG34 VCC_1
- AC34 VCC_2
- AB34 VCC_3
- AA34 VCC_4
- Y34 VCC_5
- V34 VCC_6
- U34 VCC_7
- U34 VCC_8
- AM33 VCC_9
- AK33 VCC_10
- AJ33 VCC_11
- AG33 VCC_12
- AF33 VCC_13
- AE33 VCC_14
- AC33 VCC_15
- Y33 VCC_16
- W33 VCC_17
- V33 VCC_18
- U33 VCC_19
- U33 VCC_20
- AH28 VCC_21
- AF28 VCC_22
- AC28 VCC_23
- AA28 VCC_24
- AJ26 VCC_25
- AG26 VCC_26
- AE26 VCC_27
- AC26 VCC_28
- AH25 VCC_29
- AG25 VCC_30
- AF25 VCC_31
- AG24 VCC_32
- AJ23 VCC_33
- AH23 VCC_34
- AE23 VCC_35

VCC CORE

POWER

- VCC_NCTF_1 AM32
- VCC_NCTF_2 AL32
- VCC_NCTF_3 AK32
- VCC_NCTF_4 AJ32
- VCC_NCTF_5 AH32
- VCC_NCTF_6 AE32
- VCC_NCTF_7 AC32
- VCC_NCTF_8 AA32
- VCC_NCTF_9 Y32
- VCC_NCTF_10 W32
- VCC_NCTF_11 U32
- VCC_NCTF_12 U32
- VCC_NCTF_13 AM30
- VCC_NCTF_14 AL30
- VCC_NCTF_15 AK30
- VCC_NCTF_16 AJ30
- VCC_NCTF_17 AH30
- VCC_NCTF_18 AE30
- VCC_NCTF_19 AC30
- VCC_NCTF_20 AA30
- VCC_NCTF_21 Y30
- VCC_NCTF_22 W30
- VCC_NCTF_23 U30
- VCC_NCTF_24 V30
- VCC_NCTF_25 U30
- VCC_NCTF_26 AL29
- VCC_NCTF_27 AK29
- VCC_NCTF_28 AJ29
- VCC_NCTF_29 AH29
- VCC_NCTF_30 AG29
- VCC_NCTF_31 AE29
- VCC_NCTF_32 AC29
- VCC_NCTF_33 AA29
- VCC_NCTF_34 Y29
- VCC_NCTF_35 W29
- VCC_NCTF_36 V29
- VCC_NCTF_37 U29
- VCC_NCTF_38 AK28
- VCC_NCTF_39 AL28
- VCC_NCTF_40 VCC_NCTF_40
- VCC_NCTF_41 AK26
- VCC_NCTF_42 AK25
- VCC_NCTF_43 AK24
- VCC_NCTF_44 AK23

VCC NCTF



+1.05V_VCCP

CANTIGA_verB3

**QUANTA
COMPUTER**

Title: Cantiga_D (VCC,NCTF)




Size	Document Number RM3	Rev 3A
Date	Wednesday, May 06, 2009	Sheet 8 of 60




QUANTA COMPUTER

Title: Cantiga_F (VSS)


Size	Document Number	Rev
	RMS	3A
Date	Wednesday, May 06, 2009	Sheet 10 of 60









Place all series terms close to ICH9 except for SDIN input lines, which should be close to source. Placement of R603, R600, R607 & R612 should equal distance to the T split trace point as R604, R599, R606 & R608 respective. Basically, keep the same distance from T for all series termination resistors.



ICH9M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)	
ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)



ICH9M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)	
ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)







XOR Chain Entrance Strap		
ICH_RSVD	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1





Title ICH9-M(CPU,SATA,IDE)		
Size	Document Number RM3	Rev 3A
Date	Wednesday, May 06, 2009	Sheet 11 of 60

Place TX DC blocking caps close ICH8.



Boot BIOS Strap			
	LPC	GNT0#	SPI_CS1#
	11	No stuff	No stuff
	10	No stuff	Stuff
	01	Stuff	No stuff



Place within 500mils of ICH8

Side pair (Top / left, IB)

Side pair (Bottom / left, IB)

Mini Card (WLAN)

Mini Card (WWAN)

Mini Card (WPAN)

Express Card

USB W/E-SATA port








TV

Camera



Places within 500 mils of the ICH9







PCI Pullups




A16 away override strap.
 SB_NB_PCIE_RST# Low = A16 swap override enabled. High = Default.








Title		
ICH9-M(USB,PCIE,DMI)		
Size	Document Number	Rev
	RM3	3A
Date	Wednesday, May 06, 2009	Sheet
		12 of 60





Option to "Disable" clkrun. Pulling it down will keep the clks running.



Non-iAMT



No Reboot strap.
SPKR Low = Default. High = No Reboot.







QUANTA COMPUTER







Title: ICH9-M(PM,GPIO,SMB)

Size: Document Number RM3 Rev 3A

Date: Wednesday, May 06, 2009 Sheet 13 of 60





Title			Rev
DDR3 SO-DIMM1 (204P)			3A
Size	Document Number	RM3	
Date	Wednesday, May 06, 2009	Sheet	15 of 60




Title			DDR3 SO-DIMM2 (204P)		
Size	Document Number	Rev			
	RM3	3A			
Date	Wednesday, May 06, 2009	Sheet	16	of	60

Add capacitor pads for improving WWAN.

C687	1	2	27P	50	FSA
C682	1	2	*27P NC	50	FSC
C332	1	2	*27P NC	50	PCI SIO
C331	1	2	*27P NC	50	PCI PCCARD
C666	1	2	*27P NC	50	PCI ICH
C322	1	2	*27P NC	50	27M SEL



CK505 QFN64







Mini Card (WLAN)

to ATI VGA

Mini Card (WPAN)

Mini Card (WWAN)



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

27M_SEL (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1 = Disc. GRFX down	SRCT0	SRCC0	27Mout	27MSSout



Title CLOCK GENERATOR			
Size	Document Number RM3	Rev 3A	
Date	Wednesday, May 06, 2009	Sheet	17 of 60

(6) PCIE_MTX_GRX_P[0..15]
 (6) PCIE_MTX_GRX_N[0..15]

PCIE_MRX_GTX_P[0..15] (6)
 PCIE_MRX_GTX_N[0..15] (6)

ASIC	PN	100-CK	QCI P/N
M96-M2 XT A13	216-0729051	100-CK3186	AJ072900T08
M97-M2 LP A11	216-0731001	100-CG1806	AJ073100T01

PCI EXPRESS INTERFACE



(17) CLK_PCIE_VGA#
 (17) CLK_PCIE_VGA#


!!! M97 Only, M97 glitch free GPIO feature. For future ASIC, PWRGOOD not required, should be pulled to GND.

Gur_0131 : add Cap to reserve M97 PWRGOOD timing time


+1.8V RUN

(13) PLTRST_DELAY#
 (6,12,30,31,33,34,43) PLTRST#

Scott_0204:change C1035 from 0603 to 0402 for layout request.



Title M97LP_PCIE		
Size	Document Number RM3	Rev 3A
Date	Wednesday, May 06, 2009	Sheet 18 of 60





<http://laptop-motherboard-schematic.blogspot.com/>

QUANTA COMPUTER

File: M97LP_POWER
 Size: Document Number RMS
 Date: Wednesday, May 06, 2009 Sheet 20 of 60

!!!
 For M96/92, DPx_VDD10 = 1.1V
 For M97 DPx_VDD10 = 1.0V



(1.8V @ 400mA DPE_VDD18;
 200mA for DPE/DPF respectively)

Scott_0406: Change L26 for low
 DCR 0.1ohm as AMD suggest.

DPE & DPF for LVDS

(1.1V @ 200mA DPE_VDD10;
 100mA for DPE/DPF respectively)

DPC & DPD aren't used.




(1.8V @ 40mA DPE_PVDD;
 20mA for DPE/DPF respectively)


216-0729051(M96-M2 XT)

QUANTA COMPUTER



Title: M97LP_DP POWER

Size	Document Number	Rev
	RM3	3A
Date	Wednesday, May 06, 2009	Sheet 21 of 60







Pop for ATI Graphic





Reserve For EMI



Delete EMI ESD IC for EMI asked HDMI signals link to CONN directly.




Reserve For ESD



Temporary DP dongle support circuit for DP function test
Remember to keep 1M connection when remove dongle circuit.










AUX Intermittent Read Failure : M8x bug, need 500 ohm to GND; M9x don't need.



DISPLAY PORT CONNECTOR
DP only, no dongle support DVI or HDMI




Title		HDMI & DP	
Size	Document Number	Rev	
	RM3	3A	
Date:	Wednesday, May 06, 2009	Sheet	25 of 60



216-0729051 (M96-M2 XT)

QUANTA COMPUTER
 Title: M97LP_LVDS & LCD CONN
 Size: Document Number RM3
 Date: Wednesday, May 06, 2009
 Sheet: 26 of 60
 Rev: 3A




QUANTA COMPUTER





Title: CRT CONN

Size: RM3	Document Number: RM3	Rev: 3A
Date: Wednesday, May 06, 2009	Sheet: 27 of 60	


Place the power caps close to the relation pins.




Please place capacitors for VCC_ROUTx as close to R5C833 as possible.




GBRST# should be asserted only when system power supply is on.








- (12,56) PCI_PAR
- (12,56) PCI_C_BE3#
- (12,56) PCI_C_BE2#
- (12,56) PCI_C_BE1#
- (12,56) PCI_C_BE0#
- (12) PCI_REQ0#
- (12) PCI_GNT0#
- (12,56) PCI_FRAME#
- (12,56) PCI_IRDY#
- (12,56) PCI_TRDY#
- (12,56) PCI_DEVSEL#
- (12,56) PCI_STOP#
- (12,56) PCI_PERR#
- (12,56) PCI_SERR#
- (12,56) PCI_RST#
- (17) CLK_PCI_PCCARD
- (12,56) ICH_PME#
- (13,31,56) CLKRUN#



PCI / OTHER







Title CardReader (5C833)		
Size	Document Number RM3	Rev 3A
Date	Wednesday, May 06, 2009	Sheet 28 of 60



Layout Note:

- 1). The distance between Media Card Power Switch and Media Socket should be less than 2-inches.
- 2). The trace width for +3.3V_RUN_CARD should be 40MIL at least.
- 3). The GND trace for Media Card Socket should be 40MIL at least.



QUANTA COMPUTER

Title: 8 IN 1 & 1394 CONN


Size: Document Number RM3

Date: Wednesday, May 06, 2009


Sheet: 29 of 60

Rev: 3A



Express Card


















+1.5V_CARD Max. 650mA, Average 500mA.
+3V_CARD Max. 1300mA, Average 1000mA.



PCI-Express TX and RX direct to connector.



Title EXPRESS CARD		
Size	Document Number RM3	Rev 3A
Date	Wednesday, May 06, 2009	Sheet 30 of 60



VGA_IDENTIFY (USB_L_SIDE_EN#)
1 = RM2 ; 0 = RM3.

BID2	BID1	BID0	RM2	PT (X00)	PT (X01)
0	0	0	PT (X00)	PT (X01)	
0	0	1	ST (X02)		
0	1	0	QT (A00)		
0	1	1			
1	0	0			
1	0	1			


QUANTA COMPUTER

Title: SIO (ITE8512)


Size: RM3 Document Number: Rev 3A

Date: Wednesday, May 06, 2009 Sheet: 31 of 60


16Mbit (2M Byte), SPI




RTC BATTERY



Consumer IR









Title FLASH/ RTC/ CIR		
Size RM3	Document Number RM3	Rev 3A
Date Wednesday, May 06, 2009	Sheet 32	of 60



MiniCard WLAN Connector

Scott_0123:Change CN28 PN with DFHS52FR015.





QUANTA COMPUTER


Title: MINI-CARD (WLAN)

Size	Document Number	Rev
	RM3	3A
Date	Wednesday, May 06, 2009	Sheet 33 of 60

MiniCard Robson, BT. UWB Connector





Layout Note:
R240 and R244 close to choke as possible to minimize stubs.





Scott_0401:Pop H12 for EMI concern.


MiniCard WWAN Connector



Layout Note:
R240 and R244 close to choke as possible to minimize stubs.




Place as close as possible to JMINI connector




Title MINI-CARD (WPAN,WWAN)		
Size RM3	Document Number RM3	Rev 3A
Date Wednesday, May 06, 2009	Sheet 34	of 60

eSATA Re-driver IC




EN	B0	B1	FUNCTION
0	X	X	Standby
1	0	0	Standard SATA Output
1	1	0	Ch 0 Boost Output
1	0	1	Ch 1 Boost Output
1	1	1	Ch 0, 1 Boost Output


USB BUS SW




eSATA CONN




USB POWER SW




USB POWER SW



TV module






TV RF Jack & Microwave connector




Title			USB & eSATA & TV
Size	Document Number	Rev	
	RM3	3A	
Date	Wednesday, May 06, 2009	Sheet	35 of 60




SATA Connector



3-axis Fall Sensor (HDD data protector)



ODD Connector



Title HDD & ODD (SATA)		
Size RM3	Document Number	Rev 3A
Date Wednesday, May 06, 2009	Sheet 36	of 60

To Daughter Board connector

Solid White = System On, Normal Activity
 Off = System off (system off or hibernate);
 "Breathing White" = System in Standby (S3);

Power Button



Speaker

KB LED


Touch Pad

Media Button


Scott_0123:Change CN8 PN with DFHD32MR003(With mylar)



KEYBOARD CONNECTOR





Array Microphone & Camera




KB/CCD/UI

Hinge & Power Button board LED (PWR/Battery indicator)

Hinge LED
 Solid White= System On, Normal Activity
 Solid White= Charging (system on);
 Solid White= Charging (system off or hibernate and battery charge <90%);
 Off= Charging (system off or hibernate and battery charge > 90%);
 "Breathing White " = System in Standby (S3);
 Off = System Off (or in Hibernate);




Power button board LED:
 Solid White = System On, Normal Activity
 Off= System off (system off or hibernate);
 "Breathing White " = System in Standby (S3)




Hinge LED:
 Flashing Amber = Low Battery (S0 and S3 and no AC) when battery charge <10%
 Flash rate = on 1/4 sec., off 3/4 sec.

HDD Activity LED




Flicker with HDD activity.

WLAN




Turns On when WiFi radio is on.

BT / UWB LED



Turns On when Bluetooth radio is on.


WWAN



Turns On when WWAN radio is on.

Hinge LED (PWR/Battery indicator)

L-C filter (reserve R-C) for EMI









Solid White= System On, Normal Activity
 Solid White= Charging (system on);
 Solid White= Charging (system off or hibernate and battery charge <90%);
 Off= Charging (system off or hibernate and battery charge > 90%);
 "Breathing White " = System in Standby (S3);
 Off = System Off (or in Hibernate);

Flashing Amber = Low Battery (S0 and S3 and no AC) when battery charge <10%
 Flash rate = on 1/4 sec., off 3/4 sec.




Title LED		
Size	Document Number RM3	Rev 3A
Date	Wednesday, May 06, 2009	Sheet 38 of 60





AZALIA (HD) CODEC





QUANTA COMPUTER






Title: AZELIA CODEC (92HD73C)

Size	Document Number RM3	Rev 3A
Date	Wednesday, May 06, 2009	Sheet 40 of 60




INTERNAL SPEAKER AMP



Layout Note:
 TPA 4411 : cannot connect EP to GND.
 The reason that we can't solder the pad to vdd or ground is because it is internally connected to VSS.



Layout Note:
 MAX9789A/TPA6040A : need to connect EP (exposed paddle) to GND.
 TPA 4411 : cannot connect EP to GND.
 MAX 4411 : can connect EP to GND.



Layout Note:
 Place close pin 30.


Layout Note:
 Place close to pin 18.

Layout Note:
 Place close TPA6040.






Title			AUDIO AMP
Size	Document Number	Rev	
	RM3	3A	
Date	Wednesday, May 06, 2009	Sheet	41 of 60


INTERNAL SUBWOOFER AMP




SYNC	Condition
VDD	Spread-spectrum mode with $f_S = 1200\text{kHz} \pm 70\text{kHz}$.
GND	Fixed-frequency mode with $f_S = 1100\text{kHz}$.
FLOAT	Fixed-frequency mode with $f_S = 1500\text{kHz}$.
Clocked	Fixed-frequency mode with $f_S = \text{external clock frequency}$.




Ambient Parts of Headphone & MIC Jack



To IB(IO Board) connector




Adding additional AGND




Title IB CONN & SUBWOOFER		
Size RM3	Document Number RM3	Rev 3A
Date Wednesday, May 06, 2009	Sheet 42	of 60

TRANSFORMER


Layout Note:
Route TRD+/- pairs with 100 ohm differential trace impedance.






Place 0.1u physically close to transformer













RJ-45 Connector




Title			LAN SWITCH
Size	Document Number	Rev	
	RM3	3A	
Date	Wednesday, May 06, 2009	Sheet	44 of 60



Title		
System Reset Circuit		
Size	Document Number	Rev
	RM3	3A
Date	Wednesday, May 06, 2009	Sheet 45 of 60



Title PAD & SCREW & SPRING		
Size	Document Number RM3	Rev 3A
Date	Wednesday, May 06, 2009	Sheet 46 of 60




QUANTA COMPUTER

Title: CHARGER (MAX8731A)

Size: Document Number RM3 Rev 3A

Date: Sheet 47 of 60




QUANTA COMPUTER

Title: 1.05VCCP & 1.5VRUN

Size	Document Number	Rev
	RM3	3A

Date: Wednesday, May 06, 2009 Sheet 48 of 60




QUANTA COMPUTER

Title: 1.5_DDR/0.75(TPS51116)

Size	Document Number	Rev
	RM3	3A

Date: Wednesday, May 06, 2009 Sheet 49 of 60



+5V_ALW
TDC : 4.90A
OCP : 7.0A

+3.3V_ALW
TDC : 6.76A
OCP : 9.66A

SI4812BDY-T1-E3
Rdson (MAX) =21mOhm

SI4812BDY-T1-E3
Rdson (MAX) =21mOhm

TON	Frequency
GND	OUT1@400K , OUT2@500K
VCC	OUT1@200K , OUT2@300K
OPEN	OUT1@400K , OUT2@300K


PU 10K at Page 22 (GPU Thermal Monitor side)

QUANTA COMPUTER

Title: 3.3V/5V/15V (MAX17020)

Size	Document Number	Rev
RM3		3A

Sheet 50 of 60



ISL6262A

Close to Phase 1 Inductor


Parallel

Close to Phase 1 Inductor

QUANTA COMPUTER

Title: CPU_POWER (ISL6262A)

Size: Rm3	Document Number: Rm3	Rev: 3A
Date: Wednesday, May 06, 2009	Sheet: 51	of: 60



+VCC_GFX_CORE
TDC : 21A
OCP : 30A

+1.1V_GFX_PCIE
TDC : 2.2A

TON	OPEN	REF
Frequency	300K	450K

GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	GFX_CORE_CNTRL2	+VCC_GFX_CORE
LOW	LOW	LOW	0.9V
HIGH	LOW	LOW	1.0V
HIGH	HIGH	LOW	1.1V
HIGH	HIGH	HIGH	1.2V


ILIM	$I_{ovp} = (2 * (R_b / (R_a + R_b)) * 0.1 * (1 / R_{DS(on)}) + (I_{\Delta} / 2))$
SKIP#	AVDD = Low-noise, forced-PWM mode. GND = Pulse-skipping operation.
OVP/UVFP	The overvoltage limit is 116% of Vout. The undervoltage limit is 70% of Vout.

QUANTA COMPUTER


Title: VGA_M86 (MAX8632)

Size: Document Number RM3 Rev 3A

Date: Wednesday, May 06, 2009 Sheet 52 of 60



TDC : 6.9A
OCP : 9.9A




TON	PR62=237K
Frequency	300K

QUANTA COMPUTER

Title: 1.8V_SUS (TPS51117)

Size	Document Number	Rev
	RM3	3A

Date: Wednesday, May 06, 2009 Sheet 53 of 60









QUANTA COMPUTER


Title: DCIN & Batt

Size	Document Number	Rev
	RMS	3A


Date: Wednesday, May 06, 2009 Sheet 54 of 60




Reserve discharge path - RUN plane



Reserve discharge path - SUS plane




Size RM3	Document Number 	Rev 3A
Date Wednesday, May 06, 2009	Sheet 55	of 60



ICH9-M

SIO
ITE8512



POWER STATES

State \ Signal	SLP_S3#	SLP_S4#	SLP_S5#	S4_STATE#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	N/A	HIGH	N/A	ON	ON	ON	ON
S3 (Suspend to RAM) / M-OFF	LOW	N/A	HIGH	N/A	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	N/A	HIGH	N/A	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	N/A	LOW	N/A	ON	OFF	OFF	OFF

PM TABLE

power plane \ State	+RTC_CELL	+DC_IN +DC_IN_SS +PWR_SRC +CPU_PWR_SRC +5V_ALW2 +MMB_PWR +3.3V_ALW	+5V_ALW +15V_ALW +5V_SUS +3.3V_SUS +3.3V_LAN +3.3V_CARDAUX +1.8V_SUS +1.5V_DDR	+VCC_CORE +0.75V_DDR_VTT +1.05V_VCCP +1.1V_GFX_PCIE +1.2V_LOM +1.5V_RUN +1.5V_CARD +1.8V_RUN +3.3V_RUN +3.3V_DELAY +3.3V_R5C833	+3.3V_RUN_CARD +3.3V_CARD +3.3V_WLAN +5V_RUN +LCDVCC +5V_HDD +5V_MOD +5V_SPK_AMP +VDDA +GFX_PWR_SRC
S0	ON	ON	ON	ON	ON
S3	ON	ON	ON	OFF	OFF
S5 & S4 with AC or BAT	ON	ON	OFF	OFF	OFF
no AC/Battery	ON	OFF	OFF	OFF	OFF


PCI TABLE

PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
R5C833	AD17	REQ#0 / GNT#0	PIRQB: 1394 PIEQC: Card reader

ICH9-M	USB PORT#	DESTINATION
	0	Side pair Top / left
	1	Side pair Bottom / left
	2	Reserved
	3	Reserved
	4	Mini Card (WLAN)
	5	Mini Card (WWAN)
	6	Mini Card (WPAN)
	7	Express Card
	8	USB W/ E-SATA port
	9	TV
	10	Reserved
11	Camera	

ICH9-M	PCI EXPRESS	DESTINATION
	Lane 1	Mini Card-1 WWAN
	Lane 2	Mini Card-2 WLAN
	Lane 3	Mini Card-3 WPAN
	Lane 4	Express Card
	Lane 5	None
	Lane 6	LOM

RM2 Power Design Block Diagram 2008/10/03



- (1) AC : DC_IN -> DC_IN_SS -> +PWR_SRC
Bat : +VCHGR -> +PWR_SRC
- (2) +5V_ALW2, +3.3V_ALW
- (3) MAIN_PWR_SW#
- (4) 5V_ALW_ON
- (5) +5V_ALW -> +15V_ALW
- (6) SUS_ON
- (7) All SUS power & PWRGD
- (8) SIO_PWRBTN#, ICH_RSMRST#
- (9) SIO_SLP_S5#, SIO_SLP_S3#
- (10) RUN_ON_1, RUN_ON, GFX_RUN_ON
- (11) All RUN power & PWRGD
- (12) HWP
- (13) ICH_CL_PWROK
- (14) IMVP_VR_ON
- (15) IMVP_PWRGD
- (16) CLK_PWRGD
- (17) RESET_OUT#
- (18) ICH_PWRGD
- (19) H_PWRGOOD
- (20) PLTRST#
- (21) H_RESET#

QUANTA COMPUTER

Title: Power Block Diagram
 Size: Document Number: RM3
 Rev: 3A
 Date: Wednesday, May 06, 2009
 Sheet: 59 of 60