


Anote2.0 Block Diagram

Project code : 91.4T001.001
 PCB NO : 06234
 Revision : SC



UMA solution

DISCRETE solution

SYSTEM DC/D	
TPS51120	
INPUTS	OUTP
DCBATOUT	5V_S3 3D3V_S
SYSTEM DC/D	
ISL6268CAZ	
INPUTS	OUTP
DCBATOUT	1D05V_
SYSTEM DC/D	
TPS51116	
INPUTS	OUTP
DCBATOUT	1D8V_S 0D9V_S
CHARGER	
ISL6255	
INPUTS	OUTP
DCBATOUT	BT+ 20V 3 5V 10
CPU DC/DC	
ISL6262ACRZ	
INPUTS	OUTPU
DCBATOUT	VCC_C

PCB LAYER	
L1:	Signal 1
L2:	VCC
L3:	Signal 2
L4:	Signal 3
L5:	GND
L6:	Signal 4

<Core Design>

緯創資通

Wistron Corp
 21F, 88, Sec.1, Hsin Tai Wu Rd.,
 Taipei Hsien 221, Taiwan, R.O.C

Title		Block Diagram	
Size	Document Number	Anote2.0 INTEL	
A3		Date:	Friday, January 12, 2007
		Sheet	1 of 1

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC (Config Registers: offset 224h)
HDA_SYNC	PCIe Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC (Config Registers: Offset 224h)
GNT2#	PCIe Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC (Config Registers: Offset 224h)
GPIO20	Reserved	Weak Internal PULL-DOWN. NOTE: This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for a cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h: bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05, VccCL1_05 VRM when sampled high
SATALED#	PCIe LAN REVERSAL. Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR (Device28: Function0: Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit. (Offset: 3410h: bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up. If sampled low, the Flash Descriptor Security will be overridden. If high, the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

ICH_RSVPtp3	A2_DOUT_ICH	Description
0	0	RSVD
1	0	Enter XOR Chain
1	1	Normal Operation (default)
1	1	Set PCIe port config bit1

PCI_GNT3#	low = A16 swap override enable
	high = default

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC (Default)

SM_INTVRMEN	High=Enable	Low=Disable
-------------	-------------	-------------

LAN100_SLP	High=Enable	Low=Disable
------------	-------------	-------------


DEFAULE HIGH

SPKR	LOW = Default
	High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD




INTEL CRESTLINE STRAP PIN

CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4 ★
CFG 8 Low Power PCI Express	Normal ★	Low Power mode
CFG 9 PCI Express Graphics Lane Reversal	Lane Reversal	Normal Mode (Lanes number in order) ★
CFG 16 FSB Dynamic ODT	Disabled	Enabled ★
CFG 19 DMI Lane Reserved	Normal Operation ★	Reserved Lane
CFG 20 Concurrent SDVO/PCIe	Only PCIe or SDVO is operation ★	PCIe and SDVO are operation simultaneous
SDVO_CTRL_DATA SDVO Present	NO SDVO Card Present ★	SDVO Card Present

CFG 12	XOR/ALL-Z
CFG 13	Reserved
LH(01)	XOR Mode Enabled
HL(10)	All Z Mode Enabled
HH(11)	Normal Operation

<Core Design>

Wistron Corp 21F, 88, Sec.1, Hsin Tai Wu Rd Taipei Hsien 221, Taiwan, R.O.C.	
Table of Content	
File	
Size A3	Document Number
Anote2.0 INTE	
Date: Friday, January 12, 2007	Sheet 2 of 2




Cypress Setting

SRC0	CLK_MCH_DREFCLK
SRC1	MCH_SSCDREFCLK






Cypress Setting

FS_C	FS_B	FS_A	CPU
1	0	1	100M
0	0	1	133M
0	1	0	200M
0	1	1	166M



UMA = 0
DIS = 1

27_SEL	PIN 20	PIN 21	PIN 24	PIN 27
0	DOT96T SRC0	DOT96C SRCC0	SRCT1/LCDT_100 27M_NSS	SRCT1/LCDT_100 27M_NSS
1				



Design Note:

- All of Input pin didn't have internal pull up resistor.
- Clock Request (CR) function are enable by registers.
- CY28548 integrated serial resistor of differential clock, so put 0 ohm serial resistor in the schematic.

緯創資通 Wistron Corp
21F, 88, Sec.1, Hsin Tai Wu Rd, Taipei Hsien 221, Taiwan, R.O.C.

File: **Clock generator CY2854**


Size A3 Document Number

Anote2.0 INTEL

Date: Friday, January 12, 2007 Sheet 3 of 3

<< H_A#(3..35) <<<

layout note:Zo =55 ohm , 0.5" MAX for GTLREF




Close to CPU pin AD26 Zo=55 ohm with in 500mils .


PLACE C173 close to the TEST4 PIN, make sure TEST3, TEST4, TEST5 trace routing is reference to GND and away other noisy signals

Resistor Placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal . COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils .

CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0



VCC_CORE_S0 VCC_CORE_S0



BGA479-SKT6-GPU3


1D05V_S0

Ivccp boot= 4.5A
Ivccp stable= 2.5A


1D5V_SB_S0

layout note:
place C3 near
PIN B26

Ivcca =130mA



Length match within
25 mils . The trace
width/space/other is
20/7/25 .



Close to CPU pin
within 500mils




<Core Design>

緯創資通 Wistron Corp
21F, 88, Sec.1, Hsin Tai Wu Rd
Taipei Hsien 221, Taiwan, R.O.C



Title
Meron(2/3)-AGTL+/PWR

Size A3 Document Number
Anote2.0 INTEL

Date: Friday, January 12, 2007 Sheet 5 of 1




Mid Freqeuncd Decoupling



<Core Design>

ITP Connector



<Core Design>

緯創資通

Wistron Corp
21F, 88, Sec.1, Hsin Tai Wu Rd.,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Meron(3/3)-GND&Bypass

Size
A3

Document Number

Anote2.0 INTEL

Date: Friday, January 12, 2007

Sheet 7 of 1

<<>> DDR_A_D[0..63] <15>
 <<>> DDR_A_BS[0..2] <15>
 <<>> DDR_A_DM[0..7] <15>
 <<>> DDR_A_DQS[0..7] <15>
 <<>> DDR_A_DQS#[0..7] <15>
 <<>> DDR_A_MA[0..14] <15>

<<>> DDR_B_D[0..63] <16>
 <<>> DDR_B_BS[0..2] <16>
 <<>> DDR_B_DM[0..7] <16>
 <<>> DDR_B_DQS[0..7] <16>
 <<>> DDR_B_DQS#[0..7] <16>
 <<>> DDR_B_MA[0..14] <16>

U58D 4 OF 10

DDR A D0	AR43	SA_D00	SA_BS0	BB19	DDR A BS0
DDR A D1	AW44	SA_D01	SA_BS1	BK19	DDR A BS1
DDR A D2	BA45	SA_D02	SA_BS2	BF29	DDR A BS2
DDR A D3	AY46	SA_D03			
DDR A D4	AR41	SA_D04	SA_CAS#	BL17	DDR A CAS# >>> DDR_A_CAS# <15>
DDR A D5	AR45	SA_D042			
DDR A D6	AT42	SA_D06	SA_DM0	AT45	DDR A DM0
DDR A D7	AW47	SA_D07	SA_DM1	BD44	DDR A DM1
DDR A D8	BA45	SA_D08	SA_DM2	BD42	DDR A DM2
DDR A D9	BF49	SA_D09	SA_DM3	AW39	DDR A DM3
DDR A D10	BG47	SA_D09	SA_DM3	AW13	DDR A DM4
DDR A D11	B445	SA_D010	SA_DM4	BG8	DDR A DM5
DDR A D12	BB47	SA_D011	SA_DM5	BG8	DDR A DM5
DDR A D13	BG50	SA_D012	SA_DM6	AY5	DDR A DM6
DDR A D14	BH49	SA_D013	SA_DM7	AN6	DDR A DM7
DDR A D15	BF45	SA_D014			
DDR A D16	AW43	SA_D015	SA_DQS0	AT46	DDR A DQS0
DDR A D17	BF44	SA_D016	SA_DQS1	BE48	DDR A DQS1
DDR A D18	BG42	SA_D018	SA_DQS3	BB43	DDR A DQS2
DDR A D19	BE40	SA_D019	SA_DQS4	BC37	DDR A DQS3
DDR A D20	BF44	SA_D020	SA_DQS5	BB16	DDR A DQS4
DDR A D21	BA45	SA_D021	SA_DQS6	BH6	DDR A DQS5
DDR A D22	BG40	SA_D021	SA_DQS6	AP3	DDR A DQS7
DDR A D23	BF40	SA_D022	SA_DQS7	AT47	DDR A DQS80
DDR A D24	AR40	SA_D024	SA_DQS#0	BD47	DDR A DQS#1
DDR A D25	AW40	SA_D025	SA_DQS#1	BC41	DDR A DQS#2
DDR A D26	AT39	SA_D026	SA_DQS#2	BA37	DDR A DQS#3
DDR A D27	AW38	SA_D027	SA_DQS#3	BA16	DDR A DQS#4
DDR A D28	AW41	SA_D027	SA_DQS#4	BH7	DDR A DQS#5
DDR A D29	AY41	SA_D028	SA_DQS#5	BC1	DDR A DQS#6
DDR A D30	AY38	SA_D029	SA_DQS#6	AP2	DDR A DQS#7
DDR A D31	AT38	SA_D030	SA_DQS#7		
DDR A D32	AV13	SA_D031		B119	DDR A MA0
DDR A D33	AT13	SA_D032	SA_MA0	BD20	DDR A MA1
DDR A D34	AW11	SA_D033	SA_MA1	BK27	DDR A MA2
DDR A D35	AV11	SA_D034	SA_MA2	BH28	DDR A MA3
DDR A D36	AU15	SA_D035	SA_MA3	BL24	DDR A MA4
DDR A D37	AT11	SA_D036	SA_MA4	BK28	DDR A MA5
DDR A D38	BA13	SA_D037	SA_MA5	B127	DDR A MA6
DDR A D39	BA11	SA_D038	SA_MA6	B125	DDR A MA7
DDR A D40	BE10	SA_D039	SA_MA7	BL28	DDR A MA8
DDR A D41	BD10	SA_D040	SA_MA8	BA28	DDR A MA9
DDR A D42	BD8	SA_D041	SA_MA9	BC19	DDR A MA10
DDR A D43	AY9	SA_D042	SA_MA10	BE28	DDR A MA11
DDR A D44	BG10	SA_D043	SA_MA11	BG30	DDR A MA12
DDR A D45	AW9	SA_D044	SA_MA12	B116	DDR A MA13
DDR A D46	BD7	SA_D045	SA_MA13	B129	DDR A MA14
DDR A D47	BB9	SA_D046	SA_MA14		
DDR A D48	BB5	SA_D047		BE18	DDR A RAS# >>> DDR_A_RAS# <15>
DDR A D49	AY7	SA_D048	SA_RAS#	AY20	SA_RCVEN# TP36
DDR A D50	AT5	SA_D050	SA_RCVEN#		
DDR A D51	AT7	SA_D051		BA19	DDR A WE# >>> DDR_A_WE# <15>
DDR A D52	AY6	SA_D052	SA_WE#		
DDR A D53	BB7	SA_D052			
DDR A D54	AR5	SA_D053			
DDR A D55	AR8	SA_D054			
DDR A D56	AR9	SA_D055			
DDR A D57	AN3	SA_D056			
DDR A D58	AM8	SA_D057			
DDR A D59	AM10	SA_D058			
DDR A D60	AT9	SA_D059			
DDR A D61	AN9	SA_D060			
DDR A D62	AM9	SA_D061			
DDR A D63	AN11	SA_D062			
		SA_D063			


CRESTLINE-GP-U







U58E 5 OF 10

DDR B D0	AP49	SB_D00	SB_BS0	AY17	DDR B BS0
DDR B D1	AR51	SB_D01	SB_BS1	BG18	DDR B BS1
DDR B D2	AW50	SB_D02	SB_BS2	BG36	DDR B BS2
DDR B D3	AW51	SB_D03			
DDR B D4	AN51	SB_D04	SB_CAS#	BE17	DDR B CAS# >>> DDR_B_CAS# <16>
DDR B D5	AN50	SB_D05			
DDR B D6	AV50	SB_D06	SB_DM0	AR50	DDR B DM0
DDR B D7	AV49	SB_D07	SB_DM1	BD49	DDR B DM1
DDR B D8	BA50	SB_D08	SB_DM2	BK45	DDR B DM2
DDR B D9	BE50	SB_D09	SB_DM3	BL39	DDR B DM3
DDR B D10	BA49	SB_D09	SB_DM3	BH12	DDR B DM4
DDR B D11	BE50	SB_D010	SB_DM4	BJ7	DDR B DM5
DDR B D12	BA51	SB_D011	SB_DM5	BF3	DDR B DM6
DDR B D13	AY49	SB_D012	SB_DM6	AW2	DDR B DM7
DDR B D14	BF49	SB_D013	SB_DM7		
DDR B D15	BF50	SB_D014			
DDR B D16	BJ50	SB_D015	SB_DQS0	AT50	DDR B DQS0
DDR B D17	BJ44	SB_D016	SB_DQS1	BD50	DDR B DQS1
DDR B D18	BJ43	SB_D017	SB_DQS2	BK46	DDR B DQS2
DDR B D19	BL43	SB_D018	SB_DQS3	BK39	DDR B DQS3
DDR B D20	BK49	SB_D019	SB_DQS4	BJ12	DDR B DQS4
DDR B D21	BK49	SB_D020	SB_DQS5	BL7	DDR B DQS5
DDR B D22	BK43	SB_D021	SB_DQS6	BE2	DDR B DQS6
DDR B D23	BK42	SB_D022	SB_DQS7	AV2	DDR B DQS7
DDR B D24	BJ41	SB_D023	SB_DQS#0	AU50	DDR B DQS#0
DDR B D25	BL41	SB_D024	SB_DQS#1	BC50	DDR B DQS#1
DDR B D26	BJ37	SB_D025	SB_DQS#2	BL45	DDR B DQS#2
DDR B D27	BJ38	SB_D026	SB_DQS#3	BK38	DDR B DQS#3
DDR B D28	BK41	SB_D027	SB_DQS#4	BK12	DDR B DQS#4
DDR B D29	BJ40	SB_D028	SB_DQS#5	BK7	DDR B DQS#5
DDR B D30	BL35	SB_D029	SB_DQS#6	BF2	DDR B DQS#6
DDR B D31	BK37	SB_D030	SB_DQS#7	AV3	DDR B DQS#7
DDR B D32	BK13	SB_D031		BC18	DDR B MA0
DDR B D33	BE11	SB_D032	SB_MA0	BG28	DDR B MA1
DDR B D34	BE11	SB_D033	SB_MA1	BG25	DDR B MA2
DDR B D35	BK11	SB_D034	SB_MA2	AW17	DDR B MA3
DDR B D36	BC13	SB_D035	SB_MA3	BE25	DDR B MA4
DDR B D37	BE12	SB_D036	SB_MA4	BE25	DDR B MA5
DDR B D38	BC12	SB_D037	SB_MA5	BA29	DDR B MA6
DDR B D39	BG12	SB_D038	SB_MA6	BC28	DDR B MA7
DDR B D40	BJ10	SB_D039	SB_MA7	AY28	DDR B MA8
DDR B D41	BL9	SB_D040	SB_MA8	BD37	DDR B MA9
DDR B D42	BK5	SB_D041	SB_MA9	BG17	DDR B MA10
DDR B D43	BL5	SB_D042	SB_MA10	BE37	DDR B MA11
DDR B D44	BK9	SB_D043	SB_MA11	BA39	DDR B MA12
DDR B D45	BK10	SB_D044	SB_MA12	BG13	DDR B MA13
DDR B D46	B16	SB_D045	SB_MA13	BE24	DDR B MA14
DDR B D47	B16	SB_D046	SB_MA14		
DDR B D48	BF4	SB_D047		AV16	DDR B RAS# >>> DDR_B_RAS# <16>
DDR B D49	BH5	SB_D048	SB_RAS#	AY18	SB_RCVEN# TP46
DDR B D50	BG1	SB_D049	SB_RCVEN#		
DDR B D51	BC2	SB_D050		BC17	DDR B WE# >>> DDR_B_WE# <16>
DDR B D52	BK3	SB_D051	SB_WE#		
DDR B D53	BE4	SB_D052			
DDR B D54	BD3	SB_D053			
DDR B D55	BJ2	SB_D054			
DDR B D56	BA3	SB_D055			
DDR B D57	BB3	SB_D056			
DDR B D58	AR1	SB_D057			
DDR B D59	AT3	SB_D058			
DDR B D60	AY2	SB_D059			
DDR B D61	AY3	SB_D060			
DDR B D62	AU2	SB_D061			
DDR B D63	AT2	SB_D062			
		SB_D063			

CRESTLINE-GP-U

<Core Design>

 Wistron Corp 21F, 88, Sec.1, Hsin Tai Wu Rd Taipei Hsien 221, Taiwan, R.O.C.	
CRESTLINE(2/7)-DDR2 A/B CH	
Title	Document Number
Size A3	Anote2.0 INTEL
Date: Friday, January 12, 2007	Sheet 9 of 10



CFG[17:3] have internal pull up
CFG[19:18] have internal pull down
From Astro demo schematic



CFG09
0= Lane reserved
1= Normal

Strap Pin Table


CFG[2:0] FSB Freq select	010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	Reserved
CFG7 (CPU Strap)	0 = Reserved 1 = Mobile CPU *
CFG8 (Low power PCIE)	0 = Normal mode 1 = Low Power mode *
CFG9 (PCIE Graphics Lane Reversal)	0 = Reverse Lane 1 = Normal Operation *
CFG[11:10]	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disable 1 = Enable *
CFG[18:17]	Reversed
SDVO_CTRLDATA	0 = No SDVO Device Present * 1 = SDVO Device Present
CFG19 (DMI Lane Reversal)	0 = Normal Operation (Lane number in Order) 1 = Reverse lane
CFG20 (PCIE/SDVO concurrent)	0 = Only PCIE or SDVO is operating 1 = PCIE/SDVO are operating simu.

D

C


B

A



<Core Design>


緯創資通 Wistron Corp 21F, 88, Sec.1, Hsin Tai Wu Rd Taipei Hsien 221, Taiwan, R.O.C.	
Title	CRESTLINE(4/7)-VGA/LVDS/
Size A3	Document Number
Anote2.0 INTEL	
Date: Friday, January 12, 2007	Sheet 11 of 11



<Core Design>


緯創資通		Wistron Corporation	
21F, 8F, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
CRESTLINE(6/7)-PWR/GND			
Title	Document Number	Rev	SC
Date: Friday, January 12, 2007	Sheet 13	of 58	

US8I 9 OF 10



CRESTLINE-GP-U

US8J10 OF 10



VSS

CRESTLINE-GP-U


<Core Design>

緯創資通 Wistron Corp
 21F, 88, Sec.1, Hsin Tai Wu Rd.
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **CRESTLINE(7/7)-PWR/GND**
 Size: A3
 Document Number: **Anote2.0 INTEL**
 Date: Friday, January 12, 2007 Sheet 14 of 1

- <-> DDR_B_DQS#[0..7] <<>>
- <-> DDR_B_D[0..63] <<>>
- <-> DDR_B_DM[0..7] <<>>
- <-> DDR_B_DQS#[0..7] <<>>
- <-> DDR_B_MA#[0..14] <<>>
- <-> DDR_B_BS[0..2] <<>>


Layout Note:
Place near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS






Layout Note:
Place these resistors closely DM2, all trace length Max=1.5"



<-> DDR_B_MA14 <<>>

DDR_B_MA0	102	A0
DDR_B_MA1	101	A1
DDR_B_MA2	100	A2
DDR_B_MA3	99	A3
DDR_B_MA4	98	A4
DDR_B_MA5	97	A5
DDR_B_MA6	94	A6
DDR_B_MA7	92	A7
DDR_B_MA8	93	A8
DDR_B_MA9	91	A9
DDR_B_MA10	105	A10/AP
DDR_B_MA11	90	A11
DDR_B_MA12	89	A12
DDR_B_MA13	116	A13
DDR_B_MA14	86	A14
DDR_B_MA15	84	A15
DDR_B_BS2	85	A16/BA2
DDR_B_BS0	107	BA0
DDR_B_BS1	106	BA1
DDR_B_D0	5	D00
DDR_B_D1	7	D01
DDR_B_D2	17	D02
DDR_B_D3	19	D03
DDR_B_D4	4	D04
DDR_B_D5	6	D05
DDR_B_D6	14	D06
DDR_B_D7	16	D07
DDR_B_D8	23	D08
DDR_B_D9	25	D09
DDR_B_D10	35	D010
DDR_B_D11	37	D011
DDR_B_D12	37	D012
DDR_B_D13	22	D013
DDR_B_D14	36	D014
DDR_B_D15	38	D015
DDR_B_D16	43	D016
DDR_B_D17	45	D017
DDR_B_D18	55	D018
DDR_B_D19	57	D019
DDR_B_D20	44	D020
DDR_B_D21	46	D021
DDR_B_D22	56	D022
DDR_B_D23	58	D023
DDR_B_D24	61	D024
DDR_B_D25	63	D025
DDR_B_D26	73	D026
DDR_B_D27	75	D027
DDR_B_D28	62	D028
DDR_B_D29	64	D029
DDR_B_D30	74	D030
DDR_B_D31	76	D031
DDR_B_D32	128	D032
DDR_B_D33	126	D033
DDR_B_D34	132	D034
DDR_B_D35	130	D035
DDR_B_D36	124	D036
DDR_B_D37	126	D037
DDR_B_D38	134	D038
DDR_B_D39	136	D039
DDR_B_D40	141	D040
DDR_B_D41	143	D041
DDR_B_D42	151	D042
DDR_B_D43	153	D043
DDR_B_D44	140	D044
DDR_B_D45	142	D045
DDR_B_D46	152	D046
DDR_B_D47	154	D047
DDR_B_D48	157	D048
DDR_B_D49	159	D049
DDR_B_D50	173	D050
DDR_B_D51	175	D051
DDR_B_D52	158	D052
DDR_B_D53	160	D053
DDR_B_D54	174	D054
DDR_B_D55	176	D055
DDR_B_D56	181	D056
DDR_B_D57	189	D057
DDR_B_D58	191	D058
DDR_B_D59	180	D059
DDR_B_D60	182	D060
DDR_B_D61	192	D061
DDR_B_D62	194	D062
DDR_B_D63	194	D063
DDR_B_DQS#0	11	DQS0#
DDR_B_DQS#1	29	DQS1#
DDR_B_DQS#2	49	DQS2#
DDR_B_DQS#3	68	DQS3#
DDR_B_DQS#4	129	DQS4#
DDR_B_DQS#5	146	DQS5#
DDR_B_DQS#6	167	DQS6#
DDR_B_DQS#7	186	DQS7#
DDR_B_DQS0	13	DQS0
DDR_B_DQS1	31	DQS1
DDR_B_DQS2	51	DQS2
DDR_B_DQS3	70	DQS3
DDR_B_DQS4	151	DQS4
DDR_B_DQS5	148	DQS5
DDR_B_DQS6	169	DQS6
DDR_B_DQS7	188	DQS7
M_ODT2	114	M_ODT2
M_ODT3	119	M_ODT3
M_ODT2	114	M_ODT2
M_ODT3	119	M_ODT3

CN20



62.10017.A61

High 9.2mm
2nd source: 62.10017.A61

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR2-SODIMM SLOT2**




Size: Custom Document Number

Date: Friday, January 12, 2007 Sheet 16 of 58

Rev: **SC**



CRT I/F & CONNECTOR

Layout Note:
Place these resistors close to the CRT-out connector



Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift




<Core Design>


<p>緯創資通 Wistron Corp 21F, 88, Sec.1, Hsin Tai Wu Rd., Taipei Hsien 221, Taiwan, R.O.C</p>	
<p>Title CRT Connector</p>	
<p>Size A3</p>	<p>Document Number Anote2.0 INTEL</p>
<p>Date: Friday, January 12, 2007</p>	<p>Sheet 17 of</p>

TV OUT PORT


<57> TV_LUMA
<57> TV_CRMA



Place this 2 resistors close to the TV-out connector




<Core Design>

 Wistron Corpor 21F, 88, Sec.1, Hsin Tai Wu Rd., H Taipei Hsien 221, Taiwan, R.O.C.	
TV Connector	
Size A4	Document Number Anote2.0 INTEL
Date: Friday, January 12, 2007	Sheet 18 of






LED / INVERTER INTERFACE



LCD/INV CONN

ATI LVDS INTERFACE




UMA LVDS INTERFACE







A16 swap override Strap




PCI_GNT3#	Low= A16 swap override E High= Default *
-----------	---



Boot BIOS Strap

PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *







<Core Design>

緯創資通 Wistron Corp
21F, 88, Sec.1, Hsin Tai Wu Rd.,
Taipei Hsien 221, Taiwan, R.O.C





Title: **ICH8(2/4) LAN,HD,IDE,LPC**

Size A3 Document Number **Anote2.0 INTEL**













Date: Friday, January 12, 2007 Sheet 21 of 1



32K suspend clock output




Low--> default
High--> No boot




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu
Taipai Hsien 221, Taiwan, R.O.C.

File	ICH8(3/4) PM,USB,GPIO
Size	Document Number
Custom	Anote2.0 INTEL
Date:	Friday, January 12, 2007
Sheet	22 of



U69F1 OF 6	
A23	VSS
A5	VSS
AA2	VSS
AA7	VSS
L13	VSS
L15	VSS
L26	VSS
AB1	VSS
AB34	VSS
AC11	VSS
AC14	VSS
AC25	VSS
AC26	VSS
AC27	VSS
AD17	VSS
AD20	VSS
AD28	VSS
AD29	VSS
AD3	VSS
AD4	VSS
AD6	VSS
AE1	VSS
AE12	VSS
AE2	VSS
AE21	VSS
AE22	VSS
AE3	VSS
AE6	VSS
AE9	VSS
AF14	VSS
AF16	VSS
AF18	VSS
AF3	VSS
AG5	VSS
AG6	VSS
AH10	VSS
AH13	VSS
AH19	VSS
AH2	VSS
AH22	VSS
AH24	VSS
AH26	VSS
AH3	VSS
AH4	VSS
AH8	VSS
A15	VSS
B11	VSS
B14	VSS
B17	VSS
B2	VSS
B20	VSS
B22	VSS
B8	VSS
C24	VSS
C26	VSS
C27	VSS
C6	VSS
C66	VSS
D12	VSS
D15	VSS
D18	VSS
D2	VSS
D4	VSS
E21	VSS
E24	VSS
E4	VSS
F28	VSS
F15	VSS
F24	VSS
F29	VSS
F7	VSS
G11	VSS
E2	VSS
G10	VSS
G13	VSS
G19	VSS
G23	VSS
G25	VSS
G26	VSS
G27	VSS
H25	VSS
H28	VSS
H29	VSS
H3	VSS
H6	VSS
J1	VSS
J25	VSS
J26	VSS
J27	VSS
J4	VSS
J5	VSS
K23	VSS
K28	VSS
K29	VSS
K3	VSS
K6	VSS
K7	VSS
L1	VSS
L13	VSS
L15	VSS
L26	VSS
L27	VSS
L4	VSS
L5	VSS
M12	VSS
M13	VSS
M14	VSS
M15	VSS
M16	VSS
M17	VSS
M23	VSS
M28	VSS
M29	VSS
M3	VSS
N1	VSS
N12	VSS
N13	VSS
N14	VSS
N15	VSS
N16	VSS
N17	VSS
N18	VSS
N26	VSS
N27	VSS
N4	VSS
N5	VSS
N6	VSS
P12	VSS
P13	VSS
P14	VSS
P15	VSS
P16	VSS
P17	VSS
P23	VSS
P28	VSS
P29	VSS
P31	VSS
P12	VSS
R13	VSS
R14	VSS
R15	VSS
R16	VSS
R17	VSS
R18	VSS
R28	VSS
R4	VSS
T12	VSS
T13	VSS
T14	VSS
T15	VSS
T16	VSS
T17	VSS
T2	VSS
U12	VSS
U13	VSS
U14	VSS
U15	VSS
U16	VSS
U17	VSS
U23	VSS
U26	VSS
U3	VSS
U13	VSS
U15	VSS
U18	VSS
U5	VSS
U13	VSS
U15	VSS
V28	VSS
W2	VSS
W26	VSS
W27	VSS
Y28	VSS
Y29	VSS
Y4	VSS
AB4	VSS
AB23	VSS
AB5	VSS
AB6	VSS
AD5	VSS
LU	VSS
W24	VSS
A1	ICHGND1 1 DX
A2	R542 0R2J-2-GP
A23	ICHGND2 1 DX
A28	R548 0R2J-2-GP
A4	ICHGND3 1 DX
A11	R544 0R2J-2-GP
A12	R544 0R2J-2-GP
A19	ICHGND4 1 DX
B1	R541 0R2J-2-GP
B23	R541 0R2J-2-GP



Setting T8 as 100 Degree

$$V_DEGREE = ((Degree - 72) * 0.02) + 0.34 * VCC$$

DXP1:108 Degree
 DXP2:H/W Setting
 DXP3:88 Degree


220ms delay time after Power-on

Place near chip as close as possible


Please close to the GPU

CD-ROM CONNECTOR

Lab1 20.80346.050
Lab2 20.80863.050




SATA HD Connector



<Core Design>

Wistron Corp 21F, 88, Sec.1, Hsin Tai Wu Rd Taipei Hsien 221, Taiwan, R.O.C.	
HD/CDROM/USB	
File	
Size A3	Document Number
Anote2.0 INTEL	
Date: Friday, January 12, 2007	Sheet 25 of

USB PORT




<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec. 1, Hsin Tai Wu Rd., H
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB I/O**

Size B Document Number: **Anote2.0 INTEL**

Date: Friday, January 12, 2007 Sheet 26 of 1



1394 : INTA#
4in1 : INTB#


<Core Design>

Wistron Corp 21F, 88, Sec.1, Hsin Tai Wu Rd. Taipei Hsien 221, Taiwan, R.O.C.	
R5C832/PCI	
Title	R5C832/PCI
Size A3	Document Number Anote2.0 INTEL
Date: Friday, January 12, 2007	Sheet 27 of 27

Mini PCI-E Connector


Port-1

Only port-1 support USB



62.10043.261

Note: 9/5 ME updata





<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., H Taipei Hsien 221, Taiwan, R.O.C.	
MINI CARD CONN.	
Size B	Document Number
Anote2.0 INTEL	
Date: Friday, January 12, 2007	Sheet 29 of

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.


10/100M Lan Transformer



NEWCARD Connector



Place them Near to Chip

Place them Near to Connector








<Core Design>

緯創資通		Wistron Corp	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Taipei Hsien 221, Taiwan, R.O.C	
LAN connector/NEW CARD			
Title	Document Number		
Size	A3		
Anote2.0 INTEL			
Date:	Friday, January 12, 2007	Sheet	31 of



Speaker






$0.11 * 1.5 = 0.165$

<Core Design>


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Taipei Hsien 221, Taiwan, R.O.C.	
AUDIO HP_JK/ MIC_JK	
Title	
Size B	Document Number
Anote2.0 INTEL	
Date: Friday, January 12, 2007	Sheet 34 of

TOP VIEW




(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD




Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46

WIRELESS SWITCH



<Core Design>

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title FWH and Debug</p>	
Size B	Document Number Anote2.0 INTEL
Date: Friday, January 12, 2007	Sheet 35 of



Iomax=47A


PANASONIC
 330uF / 2V / V size
 ESR=6mohm / Iripple=3.7A

Panasonic ETQP4LR36WFC
 10*11.5*4mm
 0.34uH / 24A
 DCR=1.1mohm

If VCC_SENSE and VSS_SENSE pins have pulled resistors to VCC_CORE_S0
 ==> Remove R44/R45/R46/R47.

<Core Design>

Wistron Corp 21F, 88, Sec.1, Hsin Tai Wu Rd., Taipei Hsien 221, Taiwan, R.O.C.	
VCC CORE 2	
Size A3	Document Number
Anote2.0 INTEL	
Date: Friday, January 12, 2007	Sheet 37 of 1




I_{omax}=12A
OCp>16A

R_{ds(on)} : 5.9~7.25mohms
Inductor ripple current : (19V-1V) * (1/19) * 3.33uS/1.5uH=2.10A
If OCP=16A
R_{isen}=[16A+(2.1/2)] * (7.5mOhm*1.3) / 26uA=6.18K

<Core Design>

緯創資通		Wistron Corp	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Taipei Hsien 221, Taiwan, R.O.C	
Title			
1D05V_S0 ISL6268			
Size	Document Number		
A3			
			Anote2.0 INTEL
Date:	Friday, January 12, 2007	Sheet	39 of


TI TPS51116 for 1D8V and 0D9V



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Id=9.2A
Qg=9~12nC,
Rdson=17.4~22mohm

Id=9.6A
Qg=18~nC,
Rdson=13.5~16.5mohm



Panasonic 220uF ESR=25mohm
Iripple=1.8A


AOS/17mOhm
@4.5V/Qg=16nC

<Core Design>

緯創資通 Wistron Corp
21F, 88, Sec.1, Hsin Tai Wu Rd.,
Taipei Hsien 221, Taiwan, R.O.C.

Title		TPS51116 1D8V/0D9V	
Size	Document Number	A3 Anote2.0 INTEL	
Date:	Friday, January 12, 2007	Sheet	40 of

reserve for cost down



I_{omax}=15A
OCP>21A

Cyntec
I_{rating}=20A, I_{sat}=38A
DCR=2.7mohm
L31

OCP setting

I_d=50A
Q_g=26 ~24nC,
R_{dson}=3.9 ~ 4.9mohm

R_{ds(on)} : 4.9mOhms
Inductor ripple
current: (19V-1V) * (1/19) * 3.33uS/0.88uH=3.58A
If OCP=21A
R_{isen}=[21A+(3.58/2)] * (4.9mOhm*1.3) /26uA=5.58K~5.62K

Low : V_{out}=1.000V
High : V_{out}=1.2V


V_{ref}=0.6V
V_{o1}=(1+R_{top}/R_{bottom}) * 0.6V=1.01V
R₁₃//R₁₄=3K
V_{o2}=[1+R₉ / (R₁₃//R₁₄)] * 0.6V=1.2V

V _o _Select	Hi	Lo
V _{out}	1.2V	1.01V

<Core Design>

		Wistron Corp 21F, 88, Sec.1, Hsin Tai Wu Rd., Taipei Hsien 221, Taiwan, R.O.C
DC/DC VCCGFXCORE(ISL6268)		
Title	Document Number	
Size A3	Anote2.0 INTEL	
Date: Friday, January 12, 2007	Sheet 41 of 1	

VGA 1.2V Power



1D5V_NB

PS: SB del


Iomax=1.6A

1D2V_S0
only for DISCRETE

$V_o = 0.8 * (1 + (R1/R2))$

Add 10K PL for solve EN pin issue

1D25V_S0
Iomax=2.0A




$V_o (cal.) = 1.252V$

OCP=4A

$V_o = 0.8 * (1 + (R1/R2))$


1D5V_SB



$V_o = 0.8 * (1 + (R1/R2))$

KEMET
100uF, 4V, B2 Size
Iripple=1.1A, ESR=...

2D5V_S0



2D5V_S0
only for DISCRETE

$V_o = 0.8 * (1 + (R1/R2))$


R428 = 8K , Vout= 1.8V
R428 = 4.7K , Vout= 2.5V

Add 10K PL for solve EN pin issue

<Core Design>

緯創資通 Wistron Corp
21F, 88, Sec.1, Hsin Tai Wu Rd.,
Taipei Hsien 221, Taiwan, R.O.C

Title		1D2V_VGA/2D5V/1D25V/1D5V LDO	
Size	Document Number		
Anote2.0 INTEL			
Date:	Friday, January 12, 2007	Sheet	42 of 1



ACSET Threshold 1.27V typ.
 ACSET > 1.29V Max. --> AC
 DETECT

VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell

ISOURCE_MAX = ((ACLIM/VREF)*0.05+0.05)/R
 Adaptor is 65W/19V : I_LIMIT = 2.9A (85%)

65W Adaptor : ACLIM_90W =
 90W Adaptor : ACLIM_90W =

ICHG:3S3P = 5A (CHG_3S2P= Low)
 ICHG:3S2P = 3.36A (CHG_3S2P= High)
 IPRE_CHG = 280mA


CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

緯創資通 Wistron Corp
 21F, 88, Sec.1, Hsin Tai Wu Rd
 Taipei Hsien 221, Taiwan, R.O.C

File CHARGER ISL6255
 Size Document Number
 Date: Friday, January 12, 2007 Sheet 43 of

65W Adaptor : ACLIM_90W = LOW
 90W Adaptor : ACLIM_90W = HIGH

Adaptor in to generate DCBATOUT



BATTERY CONNECT

<57> AD_IN
 <57> AD_DATA

<57> BATA_SCL_1
 <57> BATA_SDA_1
 <55,57> BAT_IN#
 <57> BAT_VCC_IN

<Core Design>



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., H
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD/BATT CONN**


Size: Document Number


Date: Friday, January 12, 2007

Sheet 44 of






Run Power





$\langle -3 \rangle$ CLK_PCIE_GFX#
 $\langle -3 \rangle$ CLK_PCIE_GFX#
 $\langle -11 \rangle$ PEG_TXN[15..0]
 $\langle -11 \rangle$ PEG_TXP[15..0]
 $\langle -11 \rangle$ PEG_RXN[15..0]
 $\langle -11 \rangle$ PEG_RXP[15..0]





G72M-V-GP
DIS 71.0G72M.B0U

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsein 221, Taiwan, R.O.C.

File: **G72M PCIE**
 Size: Document Number
 Date: Friday, January 12, 2007 Sheet 46 of 58

Anote2.0 INTEL
 Rev SC



<Core Design>


緯創資通 **Wistron Co**
 21F, 88, Sec.1, Hsin Tai W
 Taipei Hsien 221, Taiwan.

Title: **G72M CRT & TV OUT**


Size: Document Number

Date: Friday, January 12, 2007


Sheet 47





Decoupling for left MEMORY
Place around the MEM



Decoupling for right MEMORY
Place around the MEM





72.51216.D0U IC VRAM HYSP5121621BFP-25 FBGA(32M*16, 400Mhz)
72.55616.C0U IC VRAM HYSP561621AFP-25 FBGAby Hynix (16M*16, 400Mhz)
72.18512.A0U IC VRAM HYSP5121621BFP-25 FBGA by Infineon (32M*16, 400Mhz)
72.18256.B0U IC VRAM HYB18T256161AFL25 BGA, by Infineon(16M*16, 400Mhz)




for G73M use 120 ohms
for G73M use 480 ohms


* "Place the differential termination resistor at the end of the transmission line"



Decoupling for left MEMORY
Place around the MEM



Decoupling for right MEMORY
Place around the MEM




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **G72M VRAM (1ST 2/2)**

Size: Document Number Rev: SC

Date: Friday, January 12, 2007 Sheet 49 of 58



CHECK I2C FOR LCD

Check

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **G72M ROM & Spread Spectrum**


Size: Document Number: Anote2.0 INTEL Rev: SC

Date: Friday, January 12, 2007 Sheet: 50 of 58

STRAPS, Mechanical Parts

Check

Hynix256MB :	R825_0	R824_1	R822_1	R820_1
Hynix128MB :	R825_0	R823_0	R822_1	R820_1
Hynix64MB :	R826_1	R823_0	R822_1	R820_1
Infineon256MB :	R825_0	R824_1	R822_1	R819_0
Infineon128MB :	R825_0	R823_0	R822_1	R819_0
Infineon64MB :	R826_1	R823_0	R822_1	R819_0




- <-50> MIOA_D0 << MIOA_D0
- <-50> MIOA_D1 << MIOA_D1
- <-50> MIOA_D6 << MIOA_D6
- <-50> MIOA_D8 << MIOA_D8
- <-50> MIOA_D9 << MIOA_D9
- <-50> MIOB_D0 << MIOB_D0
- <-50> MIOB_D1 << MIOB_D1
- <-50> MIOB_D3 << MIOB_D3
- <-50> MIOB_D4 << MIOB_D4
- <-50> MIOB_D5 << MIOB_D5
- <-50> MIOB_D8 << MIOB_D8
- <-50> MIOB_D9 << MIOB_D9
- <-50> MIOB_D11 << MIOB_D11

Bit Signal	Values
MIOA_D1: SUB_VENDOR	0 NO BIOS 1 READ FROM BIOS
For MEM strapping, Please use below table:	
RAM_CFG[9.8.1.0]	Config FB Bus Width Definitions
RAM_CFG[3..0]	
0000	
0001	16Mx16 DDR2 64-bit Samsung
0010	16Mx16 DDR2 64-bit Infineon
0011	16Mx16 DDR2 64-bit Hynix
0100	
0101	32Mx16 DDR2 64-bit Samsung
0110	32Mx16 DDR2 64-bit Infineon
0111	32Mx16 DDR2 64-bit Hynix

MIOB_D4: PCI_DEVID_0	
MIOB_D5: PCI_DEVID_1	1000 (default 0x00FC)
MIOB_D3: PCI_DEVID_2	
MIOB_D11: PCI_DEVID_3	0111 G72MV G72MZ=6, G73=8



MIOA_D0: PEX_PLL_EN_TERM100	0 ENABLED 1 DISABLED
MIOA_D6: 3GIO_PADCFG_LUT_ADDR[0]	
MIOA_D8: 3GIO_PADCFG_LUT_ADDR[1]	
MIOA_D9: 3GIO_PADCFG_LUT_ADDR[2]	001 DEFAULT




Stuff Option

RP-1	ADXL322	STMicro	No Accel.
R172	ASM	ASM	NO_ASM
R173	ASM	ASM	NO_ASM
U9	NO_ASM	LIS2L02AL	NO_ASM
Q105	ASM	ASM	NO_ASM
D97	ASM	ASM	NO_ASM
R956	NO_ASM	ASM	NO_ASM
R62	ASM	ASM	NO_ASM
R885	10 Ohm	10 Ohm	NO_ASM
C829	ASM	ASM	NO_ASM
C969	ASM	ASM	NO_ASM
R959	ASM	ASM	NO_ASM
C170	ASM	NO_ASM	NO_ASM
C198	ASM	NO_ASM	NO_ASM
C830	NO_ASM	0.033UF	NO_ASM
R31	ASM	NO_ASM	NO_ASM

RP-1	ADXL322	STMicro	No Accel.
R172	ASM	ASM	NO_ASM
R173	ASM	ASM	NO_ASM
U9	NO_ASM	LIS2L02AL	NO_ASM
Q105	ASM	ASM	NO_ASM
D97	ASM	ASM	NO_ASM
R956	NO_ASM	ASM	NO_ASM
R62	ASM	ASM	NO_ASM
R885	10 Ohm	10 Ohm	NO_ASM
C829	ASM	ASM	NO_ASM
C969	ASM	ASM	NO_ASM
R959	ASM	ASM	NO_ASM
C170	ASM	NO_ASM	NO_ASM
C198	ASM	NO_ASM	NO_ASM
C830	NO_ASM	0.033UF	NO_ASM
R31	ASM	NO_ASM	NO_ASM



SPI ROM for System & KBC



1. MXIC MX25L8005M2C
2. WINBOND W25X80
3. SST 8Mbit72.25080.G01



<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.



Title: **G-sensor / SPI / LEDs**

Size: Document Number: **Anote2.0 INTEL** Rev: **SC**



Date: Friday, January 12, 2007 Sheet: 53 of 58



Internal KeyBoard Connector





Lanuch Board CNN




LAB2 20.K0204.020

TouchPad Connector




Finger Printer CNN



ver-3 for EMI

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hs Taipei Hsien 221, Taiwan, R.O.C.






CONFIG_ID	PIN	0	1
001	GPIO34	A-Note2	F-Note2
002	GPIO55	China	WW
003	GPIO70	AMD	Intel

Wistron Co
21F, 88, Sec.1, Hsin Tai
Taipei Hsien 221, Taiwan

緯創資通


KBC WPC8765L

File: _____
Size: _____ Document Number: _____
Customer: _____
Date: Friday, January 12, 2007 Sheet 55




For EMI solution


15pcs




EMI LAB2 add



5pcs




8pcs




<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Taipei Hsien 221, Taiwan, R.O.C.	
Title HOLE/ SPRING	
Size B	Document Number Anote2.0 INTEL
Date: Friday, January 12, 2007	Sheet 56 of 1


Near LCD CNN--CAM



Near SW1




Near CN25--Mini -PCIE




Modem



Launch-BD



Daughter-BD



<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., H Taipei Hsien 221, Taiwan, R.O.C.	
TEST_PAD	
Size B	Document Number
Anote2.0 INTEL	
Date: Friday, January 12, 2007	Sheet 58 of