



# Kirin (FX2 with NS) VER : 1A




## INDEX

Page	Description
1	BLOCK DIAGRAM
2	FRONT PAGE
3	ATHLON64 HT I/F
4	ATHLON64 DDRII MEMORY
5	ATHLON64 CTRL & DEBUG
6	ATHLON64 PWR & GND
7	DDRII SODIMMX2
8	DDRII TERMINATION
9	RS485-HT LINK0 I/F
10	RS485-PCIE LINK I/F
11	RS485-LVDS
12	RS485-POWER
13	CLOCK GENERATOR
14	SB600M-PCIE/PCI/LPC
15	SB600M ACPI/USB/AC97
16	SB600M HDD/POWER
17	SB600M STRAPS
18	LCD CONN
19	CRT
20	5C832/PCI
21	CARD READER
22	CARD READER CONN
23	SATA HDD & PATA ODD
24	MINI Card
25	MINI Card
26	MDC CONN
27	PC97551 & FLASH
28	USB
29	EMI & Screw hole
30	SWITCH & TP & LED
31	Azelia CODEC
32	AUDIO CONN
33	LAN(BCM4401)
34	LAN JACK
35	KB & THERMAL & FAN
36	CHARGER (MAX8731)
37	VHCORE (MAX8774)
38	SYSTEM (MAX8734)
39	VCCP & DDR2 (MAX8743)
40	RUN POWER SW
41	DCIN,Batt
42	MINI PCI(for debug)
43	Power On Sequence
44	Power On Diagram
45	SMBUS BLOCK




# PROCESSOR HYPERTRANSPORT INTERFACE

VLDT\_Ax AND VLDT\_Bx ARE CONNECTED TO THE LDT\_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



Athlon 64 S1  
Processor Socket



### LAYOUT: Place bypass cap on topside of board



NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS  
PLACE CLOSE TO VLDT0 POWER PINS




Title			ATHLON64 HT I/F
Size	Document Number	Rev	
	FX2	1A	
Date:	Friday, May 05, 2006	Sheet	3 of 47


VDD\_VTT\_SUS\_CPU IS CONNECTED TO THE VDD\_VTT\_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE

for +0.9V\_DDR\_VTT feedback



(39) VTT\_SENSE ← VTT\_SENSE




PLACE THEM CLOSE TO CPU WITHIN 1"



DDR II: CMD/CTRL/CLK  
Athlon 64 S1  
Processor Socket





### Processor DDR2 Memory Interface




# ATHLON Control and Debug

LAYOUT: ROUTE VDDA TRACE APPROX. 50 MILS WIDE (USE 2x25 MIL TRACES TO EXIT BALL FIELD) AND 500 MILS LONG.

## CPU\_VDDA\_RUN




R14 close U1 within 600 mil, C30 & C31 close U1 within 1250 mil




change for SB600 from SB460

R527 can be used for EMI verifying, place close to CPU




for CPU rev.F, if for rev.G, populate R7,R9,R523,R524 and depopulate R10


place them to CPU within 1"



for +1.8V\_SUS feedback




AMD NPT S1 SOCKET Processor Socket




H\_THERMTRIP# (35)

PSI\_L is a Power Status Indicator signal. This signal is asserted when the processor is in a low powerstate. PSI\_L should be connected to the power supply controller, if the controller supports 'skipmode, or diode emulation mode'. PSI\_L is asserted by the processor during the C3 and S1 states.

ROUTE AS 80 Ohm DIFFERENTIAL PAIR PLACE IT CLOSE TO CPU WITHIN 1"




MISC




0428: depopulate R24 & Q2, because AMD Errata 141 \*PROCHOT\_L should not be used as an output from the processor


SB this pin is 3.3V, need it level-shift.



delete ED5\_H\_THERMTRIP# circuit




If no use which Net need pull-up or down



add HDT connector for debug convenience

## HDT CONNECTOR



delete ED5 thermal sensor

**QUANTA COMPUTER**





Rev 1A

ATHLON64 CTRL & DEBUG


Document Number FX2

Date: Friday, May 05, 2006

Sheet 5 of 47



# PROCESSOR POWER AND GROUND




**QUANTA COMPUTER**

Title: ATHLON64 PWR & GND

Size: Document Number FX2 Rev 1A

Date: Thursday, May 04, 2006 Sheet 6 of 47

1. Change DDR2 socket(P/N, Description, footprint, part reference, value)  
 2. swap DDR2 trace as "fx2\_swap-0412 & "e0788.1104a\_swap-0422"




**QUANTA COMPUTER**

Title: **DDRII SODIMMx2**

Size: **Document Number FX2** Rev: **1A**

Date: **Friday, May 05, 2006** Sheet: **7 of 47**



+0.9V\_DDR\_VTT

C104	*10U 6.3V 0805 NC
C105	*10U 6.3V 0805 NC
C106	.1U 10V
C108	.1U 10V
C107	.1U 10V
C109	.1U 10V
C111	.1U 10V
C110	.1U 10V
C112	.1U 10V
C114	.1U 10V
C113	.1U 10V
C116	*.1U 10V NC
C115	*.1U 10V NC
C118	.1U 10V
C117	.1U 10V
C119	.1U 10V
C120	.1U 10V
C122	.1U 10V
C121	*.1U 10V NC
C123	.1U 10V
C125	.1U 10V
C124	.1U 10V
C126	*.1U 10V NC
C128	.1U 10V
C127	.1U 10V
C129	.1U 10V
C131	*.1U 10V NC
C130	.1U 10V

(4,7) M_A[A0..15]	M A A13	R85	47
	M A A10	R86	47
	M A A0	RP1	1 2 4P2R-47
	M A A2		3 4
	M A A4	RP2	1 2 4P2R-47
	M A A6		3 4
	M A A7	RP3	1 2 4P2R-47
	M A A11		3 4
	M A A12	RP4	1 2 4P2R-47
	M A A9		3 4
	M A A3	RP5	1 2 4P2R-47
	M A A1		3 4
	M A A8	RP6	1 2 4P2R-47
	M A A5		3 4
	M A A14	RP7	1 2 4P2R-47
	M A A15		3 4
(4,7) M_B[A0..15]	M B A0	RP8	1 2 4P2R-47
	M B A2		3 4
	M B A4	RP9	1 2 4P2R-47
	M B A6		3 4
	M B A7	RP10	1 2 4P2R-47
	M B A11		3 4
	M B A3	RP11	1 2 4P2R-47
	M B A1		3 4
	M B A8	RP12	1 2 4P2R-47
	M B A5		3 4
	M B A12	RP13	1 2 4P2R-47
	M B A9		3 4
	M B A10	R87	47
	M B A13	R88	47
	M B A14	RP14	1 2 4P2R-47
	M B A15		3 4


**QUANTA  
COMPUTER**

Title: DDRII TERMINATION

Size	Document Number FX2	Rev 1A
------	------------------------	-----------

Date: Friday, May 05, 2006      Sheet 8 of 47






**QUANTA COMPUTER**

Title: RS485-HT LINK0 I/F

Size: Document Number FX2 Rev 1A

Date: Friday, May 05, 2006 Sheet 9 of 47




reserve more 14 Cap. between +0.9V\_DDR\_VTT & +1.8V\_SUS

delete PCIe signal, original LAN & Mini Card of ED5

- (25) PCIe\_RXP1
- (25) PCIe\_RXN1
- (24) MINI\_PCIE\_RXP2
- (24) MINI\_PCIE\_RXN2

- (14) A\_RX0P
- (14) A\_RX0N
- (14) A\_RX1P
- (14) A\_RX1N

- R93: 10KOhm FOR RS485  
1.47KOhm FOR RS690
- R92: 8.25KOhm FOR RS485  
DNI FOR RS690








RS485M A12 HT



- R95: 150 Ohm FOR RS485  
562 Ohm FOR RS690
- R94: Ward update to 100 Ohm FOR RS485  
2KOhm FOR RS690



Place these caps close to connector





added as FM1 application for ED5




LOAD\_ROM#: LOAD ROM STRAP ENABLE

High, LOAD ROM STRAP DISABLE  
Low, LOAD ROM STRAP ENABLE



external trace become to internal trace





0428 : reserve for NB thermal Diode


RS485M A12 HT

	RS485	RS690
OSCOUT(A11)	OSCOUT	PLLVDD12
DVO_D0(AD14)	DVO_D0	GPP_TX4P
DVO_D1(AD15)	DVO_D1	GPP_TX4N
DVO_D3(AD16)	DVO_D3	GPP_RX4P
DVO_D4(AE16)	DVO_D4	GPP_RX4N
DVO_D7(AE19)	DVO_D7	GPP_TX5N
DVO_D8(AD19)	DVO_D8	GPP_TX5P
DVO_D9(AE20)	DVO_D9	GPP_RX5N
DVO_D10(AD20)	DVO_D10	GPP_RX5P

0504 : change "FPBACK\_EN" from connected with "LVDS\_BLEN" directly to connected with "LVDS\_BLON" by a AND gate



ED5 is single ch., change to dual ch as FM1



reserve 0 ohm to connect "LVDS\_BLON" to LCD conn directly

**QUANTA COMPUTER**

File: RS485-LVDS



Size: Document Number FX2

Date: Friday, May 05, 2006


Sheet 11 of 47

Rev 1A






- 1- PLACE ALL SERIAL TERMINATION RESISTORS CLOSE TO U800
- 2- PUT DECOUPLING CAPS CLOSE TO Clock Gen.POWER PIN




042B : add "CLK\_RESET\_IN#" connected to EC GPIO for CLK enable as ATI suggestion



EXT CLK FREQUENCY SELECT TABLE(MHZ)

FS2	FS1	FS0	CPU	SRCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation


Check AMD clock




CLKREQA# CONTROL SRC5,6,7  
 CLKREQB# CONTROL SRC2,3,4, ATIG3  
 CLKREQC# CONTROL SRC0,1,ATIG0/1/2

SB CALIBRATION RESISTOR VALUE		
BALL	SB600	SB460
CALRP	562 OHM 1%	150 OHM 1%
CALRN	2.05K 1%	150 OHM 1%
CALI	0 ohm	4.12K 1%




**PCIE Power**









**RTC**



0503 : pull down for SB600 , reserve R229 connected to +3.3V\_RUN



**SB600 SB 27x27mm**




**QUANTA COMPUTER**

SB600M-PCIE/PCI/LPC

Document Number: FX2

Friday, May 05, 2006


Sheet 14 of 47



USB power use S3 power, But Over current signal datasheet is S5 only, But ATI FAE say use S3 is ok

USB0: USB CNN  
 USB1: Card reader  
 USB2: USB CNN  
 USB3:  
 USB4: USB CNN  
 USB5: MINI CARD  
 USB6: USB CNN  
 USB7:

**USB power**








BID3 (GPIO9)	BID2 (GPIO8)	BID1 (GPIO7)	BID0 (GPIO5)	Board Revision
0	0	0	0	SST
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	

**QUANTA COMPUTER**

File: SB600M ACPI/USB/AC97




Size	Document Number	Rev
	FX2	1A

Date: Friday, May 05, 2006 Sheet 15 of 47






SB600 has 15K internal PD for AC\_SDOUT  
 15K internal PU for RTC\_CLK  
 ,External PU/PD is not required.



### REQUIRED STRAPS

	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCLK_MINI	PCLK_591
					PCI_CLK0	PCI_CLK1
<b>PULL HIGH</b>	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48 DEFAULT	CPU IF=K8 DEFAULT	H, H = PCI ROM H, L = SPI ROM	
<b>PULL LOW</b>	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ	CPU IF=P4	L, H = LPC ROM L, L = FWH ROM	DEFAULT

www.kythuovatvith.com



SB600 HAS 15K INTERNAL PU FOR PCI\_AD[28:23]

### DEBUG STRAPS

	PDACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE LONG RESET DEFAULT	Use Long Reset DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	boot fail time disabled DEFAULT
<b>PULL LOW</b>	USE SHORT RESET	Use Short Reset	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	boot fail time enabled


SB460 Only

SB600 Only

SB600 Only




Title: SB600M STRAPS		
Size: SB460 Only	Document Number: FX2	Rev: 1A
Date: Friday, May 05, 2006	Sheet: 17	of 47



change name as ED5 SB.

LID\_CL\_PRES# need to connected to EC.

LID\_CL# is connected to pull high circuit, then EC, as Page of EC.



change name as ED5 SB.

as Tom suggestion, connect to EC "MBCLK" & "MBDATA".

LDOC\_CLK/DATA change to PHL\_CLK/DATA that connected to ATI NB


Address: A9H-Contrast  
AAH-Backlight

M'07 inverter support - De-populate D16.  
D'05 inverter support - Populate D16

as Tom suggestion, connect to EC "MBCLK" & "MBDATA".

For Discrete:  
De-populate J1, R230, C311, C331, C332, D16, C333, C329, C341, C324, C326

On FM1, LCD\_TST & LAMP\_STAT connect to SB ; on FX2 ??.




change name as ED5

www.kythuatvithinh.com


VGA is kept as FMI's solution.  
Page 6 has some change for DDCLK & DDCCAT.



Place All of those  
Inductors Caps close  
to JVG1 <200 mils



Place D4,D5,D6 close  
to JVG1 <200 mils

delete Svideo for defeature






Route GBRST# to GPIOG3 (pin 91) of the SIO companion chip ECE5011, and name the signal CBUS\_GRST#.  
If CBUS\_GRST# is controlled by the system, then C850 does not need to apply.

If R374 is populated, both C417 and R372 can be depop.


GBRST# should be asserted only when system power supply is on.



Waiting to check LINK SB460 PCI CLKS PIN PCLK\_PCM


as ED5 application

The ICH schematics need to include a pull-up resistor to implement CLKRUN#, and the ICH schematics must have a pull-down, or constantly drive the signal low, in order to disable CLKRUN#.





Refer to DELL M07 schematic X06

PCI / OTHER



Place the power caps close to the relation pins.

- change name for ED5
- copy ED5 to FX2
- Waiting to check



Route to GPIOG6 (pin 94) on the SIO companion chip ECE5011, with the signal named CB\_HWSPND#

pull down to disable MS & XD


Waiting to check LINK SB460 SERIRQ PIN PCLK\_PCM

- Memory Stick disable
- XD Card disable
- Serial ROM disable
- SD Card Enable
- MMC Card Enable

**QUANTA COMPUTER**


Title: 5C832/PCI

Size: Document Number FX2	Rev: 1A
Date: Friday, May 05, 2006	Sheet: 20 of 47




**DO NOT INSERT SD/MMC SIMULTANEOUSLY.**

changed for SD/MMC/SDIO only





### 3 IN 1 CARD READER

For SD/MS power




# SATA HDD



Locate caps C558, C559 near HDD Conn.  
Length match SATA\_C\_RX0- & SATA\_C\_RX0+ within 20mils.





SATA drive vendors will use only 5V supply from the system and will derive 3.3V on the drive. If drive power goals are not achieved, drive vendors will use both 5V and 3.3V supplies from the system. Initial power saving using 3.3V from system is less than 5%.

Power Estimate:  
SATA drive power consumption estimate at MobileMark is 1.1W. An additional 150mW can be saved using Intel's IMST driver.






- change name for ED5
- copy ED5 to FX2
- Waiting to check


0502 : reserve L66 for current measurement , can be removed and short directly after RTS ; and change +5V\_RUN to +5V\_ODD for ODD side power







# PATA ODD



# MINI CARD




- change name for ED5
- copy ED5 to FX2
- Waiting to check



www.kynhinh.com





# Express Card




- change name for ED5
- copy ED5 to FX2
- Waiting to check

NEW CARD GUIDE POST  
TOP side.

swap traces as "fx2\_swap-0412"




as ED5 application




PCI-Express TX and RX direct to connector




reserve for pull up



+1.5V\_CARD Max. 650mA, Average 500mA  
+3V\_CARD Max. 1300mA, Average 1000mA



+1.5V\_CARD Max. 650mA, Average 500mA  
+3V\_CARD Max. 1300mA, Average 1000mA





0427 : change from only net name to symbol "power point"

# MDC INTERFACE

## MDC Layout Notes


1. Tip and Ring trace width = 25 mils
2. Spacing between Tip and Ring = 25 mils
3. Tip and Ring connector pitch = 25 mils
4. Keep out area from Tip and Ring to other signals = 100 mils
5. Power and Ground minimum trace width to connector = 20 mils
6. Route Tip and Ring on one layer only (top or bottom)
7. Modem internal cable wire size = 26 AWG (stranded or twisted pair wire)


- change name for ED5
- copy ED5 to FX2
- Waiting to check



www.kythuatchinh.com

delete Bluetooth  
for defeature





I/O Address

BADDR1-0	Index	Data
0 0	2E	2F
0 1	4E	4F
1 0	(HCFGBAH, HCFGBAL)	(HCFGBAH, HCFGBAL)+1
1 1	Reserved	

delete pull up circuit of RF\_SW#, TV\_SENSE#\_D, MONITOR\_PLUG#

**QUANTA COMPUTER**

Title: PC97551 & FLASH

Size: Document Number FX2

Date: Friday, May 05, 2006





Sheet: 27 of 47

Rev: 1A


8Mbit (1M Byte), SPI




- change name for ED5
- copy ED5 to FX2
- Waiting to check




add for EMI suggestion ,  
0502 : swap P0/P2 traces as "fx2-swap-0502"







0427 : add 3 pads for EMI need


change footprint from "H-C315D98P2-4" to "H-C217D98P2-8".



0505 : delete PV12 , caused interference with power component , EMI confirm no concern









0502 : reserve 20 pcs of 4700pF stitching Cap. from +1.8V\_SUS to GND for EMI concern





QUANTA COMPUTER



Title		EMI & Screw hole	
Size	Document Number	Rev	
Date	FX2	1A	
Friday, May 05, 2006	Sheet	29	of 47




0427 : change from BREATHE\_LED to BREATHE\_LED#




- change name for ED5
- copy ED5 to FX2
- Waiting to check



FM1 media board changed to TP only as DM5





0502 : reserve L67 for current measurement , can be removed and short directly after RTS

Reserved R463 of HP\_NB\_SENSE per ref schematic.

name change as ED5  
SDIN Res is 33 on FM1 , 22 on ED5 !!

(27) BEEP  
(1) PCSPK  
name change from SPKR to PCSPK as ED5.

name change as ED5


name change as ED5

check EC for GPIO connection.

Check with BIOS team

GAIN0	GAIN1	AV
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB







check EC for GPIO connection.

**QUANTA COMPUTER**  
 Title: AUDIO CONN  
 Size: Document Number FX2  
 Date: Friday, May 05, 2006  
 Sheet: 32 of 47  
 Rev: 1A






**QUANTA COMPUTER**


File: LAN(BCM4401)


Size	Document Number FX2	Rev	1A
Date:	Friday, May 05, 2006	Sheet	33 of 47



- change name for ED5
- copy ED5 to FX2
- Waiting to check
- copy DM5 to FX2


www.kythuavietinh.com






Notes:  
 $V_{set} = (T_p - 70) / 21$   
 $3.3 * (R_{543} / R_{542} + R_{543}) = (T_p - 70) / 21$   
 Where  $T_p = 70$  to 101 degree C  
 Set trip point = 85 degree C  
 $V_{set} = (85 - 70) / 16 = 0.625 V$   
 Guardian II temp-tolerance = +/- 3 degree C

as FMI keyboard matrix & "e0788.1104a\_swap-0422"



KBC




0427 : change Q54 from 2N7002W-7-F to 3904; C672 from .1U/10V/0402 to .1U/50V/0603 as voltage level & timing concern

**QUANTA COMPUTER**

Title: KB & THERMAL & FAN

Size	Document Number	Rev
PX2		1A

Date: Friday, May 05, 2006 Sheet 35 of 47



**TABLE 1**

ADAPTER(W)	TRIP CURRENT (A)	PR20	PR25	PR26	**PR23
65	3.17	57.6K	13K	105	N/A
90	4.43	51.1K	17.8K	348	33.2K
130	6.43	32.4K	20.5K	100	27.4K
150	7.43	30.9K	24.9K	432	88.7K


\*\*PR23 is populated if ADAPT\_TRIP\_SEL is used to program for the next lower adapter.

For GPRS immunity place as close to the IC as possible

**QUANTA COMPUTER**

Title: CHARGER (MAX8731)

Size: FX2	Document Number:	Rev: 1A
Date: 2005/4/21	Sheet: 36	of 47




Peak current maximum is on 35A

D5	D4	D3	D2	D1	D0	Output	D5	D4	D3	D2	D1	D0	Output
0	0	0	0	0	0	1.550V	1	0	0	0	0	0	0.750V
0	0	0	0	0	1	1.520V	1	0	0	0	0	1	0.735V
0	0	0	0	0	1	1.500V	1	0	0	0	0	1	0.720V
0	0	0	0	1	1	1.475V	1	0	0	0	1	1	0.705V
0	0	0	1	0	0	1.450V	1	0	0	1	0	0	0.690V
0	0	0	1	0	1	1.425V	1	0	0	1	0	1	0.675V
0	0	0	1	1	0	1.400V	1	0	0	1	1	0	0.660V
0	0	1	0	0	0	1.375V	1	0	0	1	1	1	0.645V
0	0	1	0	0	1	1.350V	1	0	1	0	0	0	0.630V
0	0	1	0	1	0	1.325V	1	0	1	0	1	0	0.615V
0	0	1	0	1	1	1.300V	1	0	1	0	1	1	0.600V
0	0	1	1	0	0	1.275V	1	0	1	1	0	0	0.585V
0	0	1	1	0	1	1.250V	1	0	1	1	0	1	0.570V
0	0	1	1	1	0	1.225V	1	0	1	1	0	1	0.555V
0	0	1	1	1	1	1.200V	1	0	1	1	1	0	0.540V
0	0	1	1	1	1	1.175V	1	0	1	1	1	1	0.525V
0	1	0	0	0	0	1.150V	1	1	0	0	0	0	0.510V
0	1	0	0	0	1	1.125V	1	1	0	0	0	1	0.495V
0	1	0	0	1	0	1.100V	1	1	0	0	1	0	0.480V
0	1	0	0	1	1	1.075V	1	1	0	0	1	1	0.465V
0	1	0	1	0	0	1.050V	1	1	0	1	0	0	0.450V
0	1	0	1	0	1	1.025V	1	1	0	1	0	1	0.435V
0	1	0	1	1	0	1.000V	1	1	0	1	1	0	0.420V
0	1	0	1	1	1	0.975V	1	1	0	1	1	1	0.405V
0	1	1	0	0	0	0.950V	1	1	1	0	0	0	0.390V
0	1	1	0	0	1	0.925V	1	1	1	0	0	1	0.375V
0	1	1	0	1	0	0.900V	1	1	1	0	1	0	0.360V
0	1	1	0	1	1	0.875V	1	1	1	0	1	1	0.345V
0	1	1	1	0	0	0.850V	1	1	1	1	0	0	0.330V
0	1	1	1	0	1	0.825V	1	1	1	1	0	1	0.315V
0	1	1	1	1	0	0.800V	1	1	1	1	1	0	0.300V
0	1	1	1	1	1	0.775V	1	1	1	1	1	1	0.285V

**QUANTA COMPUTER**




File: VHCORE (MAX8774)  
 Size: Document Number  
 Pk2  
 Date: Friday, May 05, 2006 Sheet 37 of 47  
 Rev 1A




Peak current maximum is on 7.9A


Peak current maximum is on 6.9A

www.kyathuathitinh.com










1.5 Volt +/- 5%  
 Design current 0.7A  
 Peak Current 1.15A



0.9V +/- 5%  
 Design current 1.05 A  
 Peak Current 1.5 A








**QUANTA COMPUTER**

Title: RUN POWER SW

Size: FX2	Document Number:	Rev: 1A
Date: Friday, May 05, 2006	Sheet: 40 of 47	






Title			DCIN_Batt
Size	Document Number	Rev	
FX2		1A	
Date:	Friday, May 05, 2006	Sheet	41 of 47

www.kythuatvlinh.com

ID Select : AD20  
 Interrupt Pin : INTG# , INTH#  
 Request Indicate : REQ4#  
 Grant Indicate : GNT4#

# DEBUG PURPOSE ONLY



MPC


**QUANTA COMPUTER**

Title: MINI PCI(for debug)

Size: Document Number FX2 Rev 1A

Date: Friday, May 05, 2006 Sheet 42 of 47



# Power On Sequence



T6: NB core voltage to NB\_PWRGD  
 T7: NB\_PWRGD to SB\_PWRGD  
 T8: SB\_PWRGD to CPU\_PWRGD  
 T8A: ALINK\_RST# to PCIRST#  
 T9: SB\_PWRGD to PCIRST#  
 T8C: PCIRST# to LDT\_RST#

Title: Power On Sequence		
Size:	Document Number:	Rev:
FX2		1A
Date:	Wednesday, May 10, 2006	Sheet 43 of 47





Temp Sensor  
SMBUS  
ADDRESS [2F]  
ADDRESS [98]

Inverter  
SMBUS  
ADDRESS [58]

SMBUS  
ADDRESS [12]

SMBUS  
ADDRESS [16]

**QUANTA COMPUTER**

Title: SMBUS BLOCK

Size	Document Number	Rev
	FX2	1A

Date: Friday, May 05, 2006 Sheet 45 of 47

www.kythuatvithinh.com