

DJ1 Calpella UMA Schematics Document

Arrandale

Intel PCH


2010-04-23

REV : X01

DY : Nopop Component


<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Cover Page		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Monday, April 26, 2010	Sheet 1	of 90

DJ1 UMA Block Diagram

Project code : 91.4EK01.001
 PCB P/N : 48.4EK19.0SB
 Revision : 10212-SB



CPU DC/DC ISL62882 47,48	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE
SYSTEM DC/DC TPS51218 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT
SYSTEM DC/DC RT8205BGQW 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW +15V_ALW
SYSTEM DC/DC RT8207GQW 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF
SYSTEM DC/DC TPS51611 53	
INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFX_CORE
MAXIM CHARGER BQ24745	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC
SYSTEM DC/DC APL5930 51	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN
SYSTEM DC/DC Switches 42	
INPUTS	OUTPUTS
+1.5V_SUS +5V_ALW +3.3V_ALW	+1.5V_RUN +5V_RUN +3.3V_RUN
PCB LAYER	
L1: Top	
L2: VCC	
L3: Signal	
L4: Signal	
L5: GND	
L6: Bottom	

<http://laptop-motherboard-schematic.blogspot.com/>


<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size: A3 Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Monday, April 19, 2010 Sheet: 2 of 90



<http://laptop-motherboard-schematic.blogspot.com/>


<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Power Block Diagram**

Size: A3	Document Number: DJ1 Calpella UMA	Rev: X01
Date: Friday, April 16, 2010	Sheet: 3	of: 90

PCH SMBus Block Diagram




KBC SMBus Block Diagram




<http://laptop-motherboard-schematic.blogspot.com/>

Thermal Block Diagram



Audio Block Diagram



<http://laptop-motherboard-schematic.blogspot.com/>

PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k- 10-k weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-k weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPIO51	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-k pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-k pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-k pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-k weak pull- up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-k weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-k weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping

Calpella Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MOW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN

USB Table



USB	
Pair	Device
0	USB0 (I/O Board)
1	X
2	USB2
3	USB3
4	X
5	WLAN (I/O Board)
6	X
7	X
8	X
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	X
13	X

<http://laptop-motherboard-schematic.blogspot.com/>




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.	
Table of Content			
Size A3	Document Number DJ1 Calpella UMA	Rev X01	
Date: Friday, April 16, 2010	Sheet 6	of	90

SSID = CLOCK



FSC	0	1
SPEED	133MHz (Default)	100MHz



<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator SLG8SP585**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 7 of 90

Main:62.10053.601
2nd :62.10040.611
3rd :62.10055.321



<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsein 221, Taiwan, R.O.C.

Title: **CPU (PCIE/DMI/FDI)**





Size: Document Number **DJ1 Calpella UMA** Rev **X01**

Date: Thursday, April 22, 2010 Sheet 8 of 90

SSID = CPU



	R919	R920
s3 circuit	1.1k	0.75k
Normal	1.27k	3k




<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title	CPU (THERMAL/CLOCK/PM)		Rev
Size	Document Number	DJ1 Calpella UMA	
Date:	Thursday, April 22, 2010	Sheet	9 of 90



<http://laptop-motherboard-schematic.blogspot.com/>


<Core De(GP)

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.


Title: **CPU (DDR)**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**


Date: Thursday, April 22, 2010 Sheet: 10 of 90




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled




CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port



CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



CPU#E		5 OF 9	
AP25	RSVD#AP25	AI13	RSVD#AI13
AL25	RSVD#AL25	AI12	RSVD#AI12
AL24	RSVD#AL24	AH25	RSVD#AH25
AL22	RSVD#AL22	AK26	RSVD#AK26
AJ33	RSVD#AJ33	AL26	RSVD#AL26
AG9	RSVD#AG9	AR2	RSVD_NCTF#AR2
AM27	RSVD#AM27	AJ26	RSVD#AJ26
L28	RSVD#L28	AJ27	RSVD#AJ27
H17	SA_DIMM_VREF#		
G25	SB_DIMM_VREF#		
G17	RSVD#G17		
E31	RSVD#E31		
E30	RSVD#E30		
AM30	CFG0	AL28	RSVD#AL28
AM28	CFG1	AL29	RSVD#AL29
AP31	CFG2	AP30	RSVD#AP30
AL32	CFG3	AP32	RSVD#AP32
AL30	CFG4	AL27	RSVD#AL27
AM31	CFG5	AT31	RSVD#AT31
AN29	CFG6	AT32	RSVD#AT32
AK32	CFG7	AP33	RSVD#AP33
AK28	CFG8	AR33	RSVD#AR33
AJ29	CFG9		
AN30	CFG10	AR32	RSVD#AR32
AJ32	CFG11		
AN32	CFG12	E15	RSVD_TP#E15
AJ33	CFG13	E15	RSVD_TP#F15
AJ29	CFG14	A2	KEY
AJ30	CFG15	D15	RSVD#D15
AK30	CFG16	C15	RSVD#C15
AK30	CFG17	AI15	RSVD#AI15
H16	RSVD_TP#H16	AH15	RSVD#AH15
B19	RSVD#B19		
A19	RSVD#A19		
A20	RSVD#A20		
B20	RSVD#B20		
U9	RSVD#U9	AA5	RSVD_TP#AA5
T9	RSVD#T9	AA4	RSVD_TP#AA4
		R8	RSVD_TP#R8
		AD3	RSVD_TP#AD3
AC9	RSVD#AC9	AD2	RSVD_TP#AD2
AB9	RSVD#AB9	AA2	RSVD_TP#AA2
		AA1	RSVD_TP#AA1
		R9	RSVD_TP#R9
		AG7	RSVD_TP#AG7
		AE3	RSVD_TP#AE3
		V4	RSVD_TP#V4
		V5	RSVD_TP#V5
		N2	RSVD_TP#N2
		AD5	RSVD_TP#AD5
		AD7	RSVD_TP#AD7
		W3	RSVD_TP#W3
		W2	RSVD_TP#W2
		N3	RSVD_TP#N3
		AE	RSVD_TP#AE
		AD9	RSVD_TP#AD9
		VSS	AP34

VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

<http://laptop-motherboard-schematic.blogspot.com/>


<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (RESERVED)**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Friday, April 16, 2010 Sheet: 11 of 90




2010/04/19
X01



POWER

CFU VIDS




1.1V RAIL POWER

CPU CORE SUPPLY

CFU VIDS

SENSE LINES



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC CORE)**


Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 12 of 90

2010/04/19 X01



Please note that the VTT Rail Values are: Auburndale VTT=1.05V
 Clarksfield VTT=1.1V



AUBURNDALE

GRAPHICS

POWER

DBG & DMT

SENSE LINES

GRAPHICS VIDS





DDR3 - 1.5V RAILS

1.1V

1.8V



425302_425302_Calpella_S3PowerReduction_WhitePaper
 Revision 0.7





<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (VCC GFXCORE)**

Size	Document Number	Rev
	DJ1 Calpella UMA	X01

Date: Thursday, April 22, 2010 Sheet 13 of 90



NCTF TEST PIN:
A35, AT1, AT35, B1, A3, A33, A34, AP1, AP35,
AR1, AR35, AT2, AT3, AT33, AT34, B35, C1, C35



<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VSS)**


Size	Document Number	Rev
	DJ1 Calpella UMA	X01

Date: Friday, April 16, 2010 Sheet 14 of 90

(Blanking)

<http://laptop-motherboard-schematic.blogspot.com/>


<Core Design>

			Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title			Reserved
Size A3	Document Number DJ1 Calpella UMA	Rev X01	
Date: Friday, April 16, 2010	Sheet 15	of	90

(Blanking)


<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

			Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A3	DJ1 Calpella UMA				X01
Date:	Friday, April 16, 2010	Sheet	16	of	90


(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010	Sheet 17	of 90

<http://laptop-motherboard-schematic.blogspot.com/>

SSID = MEMORY





<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>




DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (LVDS/CRT/DDI)**

Size	Document Number	Rev
	DJ1 Calpella UMA	X01

Date: Thursday, April 22, 2010 Sheet 20 of 90




SSID = PCH



BOOT BIOS Strap		
PCI_GNT#1	PCI_GNT#0	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI (Default)



1 1 SPI (Default)

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



Danbury Technology:
Disabled when Low.
Enable when High.

USB	
Pair	Device
0	USB0 (I/O Board)
1	X
2	USB2
3	USB3
4	X
5	WLAN (I/O Board)
6	X
7	X
8	X
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	X
13	X



<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**


Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 21 of 90

SSID = PCH



Option to "Disable" clkrun.
Pulling it down will keep the clks running.



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (DM I/FDI/PM)**

Size	Document Number	Rev
	DJ1 Calpella UMA	X01




Date: Thursday, April 22, 2010 Sheet 22 of 90

<http://laptop-motherboard-schematic.blogspot.com/>

SSID = PCH



PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3.3V_ALW.
 PCIECLKRQ{1,2} should have a 10K pull-up to +3.3V_RUN



<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>



DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size: Document Number **DJ1 Calpella UMA** Rev **X01**

Date: Thursday, April 22, 2010 Sheet 23 of 90

SSID = PCH



<Core Design>



DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER1)**

Size	Document Number	Rev
	DJ1 Calpella UMA	X01

Date: Wednesday, April 21, 2010 Sheet 26 of 90

<http://laptop-motherboard-schematic.blogspot.com/>



<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title **PCH (VSS)**


Size	Document Number	Rev
	DJ1 Calpella UMA	X01





Date: Friday, April 16, 2010 Sheet 28 of 90

(Blanking)

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Friday, April 16, 2010	Sheet 29 of 90



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio Codec 92HD79B1**


Size	Document Number	Rev
Custom	Arsenal D.II Discrete	X01
Date: Thursday, April 22, 2010	Sheet 30	of 90

<http://laptop-motherboard-schematic.blogspot.com/>

(Blanking)

<http://laptop-motherboard-schematic.blogspot.com/>


<Core Design>

			Wistron Corporation		
			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A3	DJ1 Calpella UMA				X01
Date:	Friday, April 16, 2010	Sheet	31	of	90

(Blanking)

<http://laptop-motherboard-schematic.blogspot.com/>


<Core Design>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010	Sheet 33 of 90	1

(Blanking)

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

			Wistron Corporation		
			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A3	DJ1 Calpella UMA				X01
Date:	Friday, April 16, 2010	Sheet	34	of	90

(Blanking)

<http://laptop-motherboard-schematic.blogspot.com/>


<Core Design>




Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Friday, April 16, 2010	Sheet 35 of 90

(Blanking)

<Core Design>

			Wistron Corporation		
			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A3	DJ1 Calpella UMA				X01
Date:	Friday, April 16, 2010	Sheet	36	of	90


<http://laptop-motherboard-schematic.blogspot.com/>



SSID = KBC

MB VERSION

ID	VER1	VER0
X00	0	0
X01	0	1
X02	1	0
A00	1	1




Project option

	GPIO19 (DG DJ DET) (KBC internal pull low)	GPIO24 (KBC BIOS ID) (KBC internal pull low)	GPIO05 (DISCRETE ID) (KBC internal pull low)
DG	0	DIS :1 UMA:0	0
DJ1 DIS/UMA	1	DIS :1 UMA:0	0
DJ2 UM			

<http://laptop-motherboard-schematic.blogspot.com/>

(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Friday, April 16, 2010	Sheet 38 of 90

<http://laptop-motherboard-schematic.blogspot.com/>

SSID = Thermal

1. Place near CPU and PCH.

Layout notice :
Both DN1 and DP1 routing 10 mil trace width and 10 mil spacing.





2. System Sensor

Layout notice :
Both DN2 and DP2 routing 10 mil trace width and 10 mil spacing.




3. HW T8 sensor

Layout notice :
Both DN3 and DP3 routing 10 mil trace width and 10 mil spacing.



32K suspend clock output



<http://laptop-motherboard-schematic.blogspot.com/>


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Thermal/Fan Controller EMC2102	
Size	Document Number	Rev
Custom	DJ1 Calpella UMA	X01
Date:	Thursday, April 22, 2010	Sheet 39 of 90

(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010	Sheet 40 of	90

<http://laptop-motherboard-schematic.blogspot.com/>


(Blanking)

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>



 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Friday, April 16, 2010	Sheet 41 of 90

SSID = Reset.Suspend





Run Power

Peak current: 6370mA (HD:1100 ODD:2500)
 Design current: 4459 mA
 11.6A
 Rds=14m ohm ==> 0.05V



425302_425302_Calpella_S3PowerReduction_WhitePaper
 Revision 0.7




<http://laptop-motherboard-schematic.blogspot.com/>

(Blanking)

<http://laptop-motherboard-schematic.blogspot.com/>


<Core Design>

			Wistron Corporation		
			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A3	DJ1 Calpella UMA				X01
Date:	Friday, April 16, 2010	Sheet	43	of	90

(Blanking)

<http://laptop-motherboard-schematic.blogspot.com/>


<Core Design>


 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010	Sheet 44 of	90

(Blanking)

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

			Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A3	DJ1 Calpella UMA				X01
Date:	Friday, April 16, 2010	Sheet	45	of	90



Design Current = 9.07A
14.25A<OCP<16.84A

Design Current = 8.4A
13.32A<OCP< 15.75A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 3.3uH PCMB104T-3R3MS Cytotec 10.8mohm/11.8mohm Isat =16Arms 68.3R310.20C
 O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
 O/P cap: 100U 6.3V TEP5L20J107M(45) 8R 45mohm 1.374Arms NEC_TOKIN/77.C1071.081
 H/S: FDS58884 SO-8/ 23mohm/30mOhm@4.5Vgs/ 84.08884.037
 L/S: FDS6690AS SO-8/ 12mohm/15mOhm@4.5Vgs/ 84.06690.B37

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 2.2uH PCMC063T-2R2MN Cyntec 18mohm/20mohm Isat =14Arms 68.2R210.20B
 O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
 O/P cap: 100U 6.3V TEP5L20J107M(45) 8R 45mohm 1.374Arms NEC_TOKIN/77.C1071.081
 H/S: FDS58884 SO-8/ 23mohm/30mOhm@4.5Vgs/ 84.08884.037
 L/S: FDS6690AS SO-8/ 12mohm/15mOhm@4.5Vgs/ 84.06690.B37

PPS51125:

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

PT9205B:

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only
EN0	Open	82k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>


DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **TPS51125_5V/3D3V**

Doc Number: **DJ1 Calpella UMA**

Rev: **X01**

Date: Thursday, April 22, 2010 Sheet: 48 of 90




<http://laptop-motherboard-schematic.blogspot.com/>

DELL **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **ISL62882 CPU CORE**

Size: A3 Document Number: **Berry** Rev: **X01**

Date: Monday, April 26, 2010 Sheet 47 of 90



Design Current = 34A
 Imax=48A
 57.6A<OCP<67.2A



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36UH PCMC104T-R36MNI1R05J Cyntec 1.05mohm/ 68.R3610.20C
 O/P cap: 330U 2V EEF5X0D331XE 6mOhm 3.4Arms Panasonic/79.33719.20L
 H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

<Core Design>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL62883 CPU CORE**


Size: A3	Document Number: Berry	Rev: X01
Date: Thursday, April 22, 2010	Sheet: 48 of 90	

<http://laptop-motherboard-schematic.blogspot.com/>

Modify PU5002 to PTS51116
X01
2010/04/16





Design Current = 0.7A




State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDqSNS/2	DDR
V5IN	1.8	VVDDqSNS/2	DDR2
FB Resistors	Adjustable	VVDDqSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5uH PCMC104T-1R5 Cyntec DCR:3.8mohm Isat=33Arms 68.1R510.10J
 O/P cap: 220U 2V EEPCK0D221ER 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
 H/S: SI7686DP/ POWERPAK-8/ 11mOhm/14mOhm@4.5Vgs/ 84.07686.037
 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
 Switching freq-->400KHz



Design Current = 14.45A
22.71A < OCP < 26.84A



<Core Design>

Wistron Corporation
 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51116 +1.5V SUS**

Doc No: **DJ1 Calpella UMA**




Date: Thursday, April 22, 2010

Sheet 50 of 90

Rev: **X01**

SSID = PWR.Plane.Regulator_1p8v

APL5930 for +1.8V_RUN



<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **APL5930 +1.8V RUN**


Size: A3	Document Number: DJ1 Calpella UMA	Rev: X01
Date: Thursday, April 22, 2010	Sheet: 51	of 90

<http://laptop-motherboard-schematic.blogspot.com/>


(Blanking)

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Friday, April 16, 2010	Sheet 52 of 90

SSID = CPU.GFX.Regulator



I/P cap: 100 25V K1206 X5R/ 78.10622.52L
 I/O 56µH PCMC104T-R56MN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D
 O/P cap: 330µ 2.5V EEPX0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
 I/S: S1P7660D/ POWERPAK-8/ 11mohm/14mohm@4.5Vgs/ 84.07666.037
 L/S: S1R460D/ POWERPAK-8/ 4.9mohm/6.1mohm@4.5Vgs/ 84.00460.037

<http://laptop-motherboard-schematic.blogspot.com/>



<Core Design>

Wistron Corporation
 21F, 86, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 321, Taiwan, R.O.C.

File	TPS51611 +GFX CORE	
Size	Document Number	Rev
A2	Arsenal DJ1 UMA	X01
Date:	Thursday, April 22, 2010	Sheet 53 of 90

SSID = VIDEO


LVDS CONNECTOR



20.F1093.040


SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER



<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title	LCD/Inverter Connector		Rev
Size	Document Number	X01	
A3	DJ1 Calpella UMA		
Date: Monday, April 26, 2010	Sheet	54	of 90

<http://laptop-motherboard-schematic.blogspot.com/>


SSID = VIDEO

Layout Note:






- * Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



- AFTP5501 1 +5V_CRT_RUN
- AFTP5508 1 DDC_DATA_CON
- AFTP5503 1 DDC_CLK_CON
- AFTP5506 1 CRT_R
- AFTP5507 1 CRT_G
- AFTP5504 1 CRT_B
- TP5505 1 JVGA_HS
- TP5509 1 JVGA_VS



Hsync & Vsync level shift



<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **CRT Connector**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 55 of 90

(Blanking)

<Core Design>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010	Sheet 56 of	90

<http://laptop-motherboard-schematic.blogspot.com/>

(Blanking)

<Core Design>




Title		
HDMI		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010	Sheet 57 of	90

<http://laptop-motherboard-schematic.blogspot.com/>

SSID = User.Interface


ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



SSID = Thermal

Fan Connector




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
ITP/Fan Connector
Size A3 Document Number
DJ1 Calpella UMA Rev
X01
Date: Thursday, April 22, 2010 Sheet 58 of 90

<http://laptop-motherboard-schematic.blogspot.com/>

SATA HDD Connector



ODD Connector



22.10300.811
 22.10300.421
 22.10300.471

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.



Title: **HDD/ODD**

Size: A3	Document Number: DJ1 Calpella UMA	Rev: X01
Date: Thursday, April 22, 2010	Sheet 59 of 90	


SSID = AUDIO

Speaker Connector


LINE1 OUT



MIC IN



Internal Microphone



<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title
Audio Jack


Size A3 Document Number **DJ1 Calpella UMA** Rev **X01**

Date: Thursday, April 22, 2010 Sheet 60 of 90

(Blanking)


<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>


 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010	Sheet 61 of 90	1

SSID = Flash.ROM

SPI FLASH ROM (32M bits) for PCH




SPI FLASH ROM (2M bits) for KBC



SSID = RBATT

RTC Connector



<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash/RTC**


Size: A3 Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet: 62 of 90








SSID = USB

USB POWER SW
Main UP7534BRA8-15 P/N:74.07534.079
SEC AP2101MPG-13 P/N: 74.02101.079

IO Board USB Power



Right USB Power



22.10254.451

<Core Design>


DELL		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB			
Size	Document Number	Rev	
	DJ1 Calpella UMA	X01	
Date:	Thursday, April 22, 2010	Sheet	63 of 90

<http://laptop-motherboard-schematic.blogspot.com/>

(Blanking)

<http://laptop-motherboard-schematic.blogspot.com/>


<Core Design>

			Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title			Reserved
Size A3	Document Number DJ1 Calpella UMA	Rev X01	
Date: Friday, April 16, 2010	Sheet	64	of 90

(Blanking)


<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

			Wistron Corporation		
			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A3	DJ1 Calpella UMA				X01
Date:	Friday, April 16, 2010	Sheet	65	of	90


SSID = User.Interface

Battery LED




83.00326.G70
83.01222.K70

HDD LED



84.00144.P11

BREATHE PWR LED (Front)



84.00144.P11

83.01221.R70

<Core Design>




Title			LED		
Size	Document Number				Rev
A3	DJ1 Calpella UMA				X01
Date:	Thursday, April 22, 2010	Sheet	66	of	90

<http://laptop-motherboard-schematic.blogspot.com/>

(Blanking)


<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

			Wistron Corporation		
			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A3	DJ1 Calpella UMA				X01
Date:	Friday, April 16, 2010	Sheet	67	of	90

SSID = KBC


Internal Keyboard Connector



Main 20.K0259.030
 20.K0461.030
 20.K0421.030

SSID = Touch.Pad

TouchPad Connector



20.K0320.004
 20.K0382.004


<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**

Size: A3	Document Number: DJ1 Calpella UMA	Rev: X01
Date: Thursday, April 22, 2010	Sheet: 68	of: 90




<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>



Title		
Hall Sensor		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date: Thursday, April 22, 2010	Sheet 69 of 90	



<http://laptop-motherboard-schematic.blogspot.com/>



<Core Design>





Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Thursday, April 22, 2010	Sheet 70 of 90	1

SSID = SDIO

SD/XD/MS Card Reader



20.I0109.001
20.I0081.011



<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CARD Reader CONN**


Size: A3 Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 71 of 90

<http://laptop-motherboard-schematic.blogspot.com/>

(Blanking)


<Core Design>

			Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
RESERVED					
Size	Document Number				Rev
A3	DJ1 Calpella UMA				X01
Date:	Friday, April 16, 2010	Sheet	72	of	90


<http://laptop-motherboard-schematic.blogspot.com/>

SSID = User.Interface

Bluetooth Module conn.



20.F0987.014



<Core Design>




Title		
Bluetooth		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date	Thursday, April 22, 2010	Sheet 73 of 90

<http://laptop-motherboard-schematic.blogspot.com/>

(Blanking)


<Core Design>

			Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A3	DJ1 Calpella UMA				X01
Date:	Friday, April 16, 2010	Sheet	74	of	90

<http://laptop-motherboard-schematic.blogspot.com/>


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Friday, April 16, 2010	Sheet 75 of 90

<http://laptop-motherboard-schematic.blogspot.com/>

SSID = PWR.Support



<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Tapei Hsien 221, Taiwan, R.O.C.

Title
IO Board Connector

Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Thursday, April 22, 2010	Sheet 76 of 90	

(Blanking)

<Core Design>


			Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title			Reserved
Size A3	Document Number DJ1 Calpella UMA	Rev X01	
Date: Friday, April 16, 2010	Sheet 77	of	90

<http://laptop-motherboard-schematic.blogspot.com/>




(Blanking)

<http://laptop-motherboard-schematic.blogspot.com/>





<Core Design>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010	Sheet 78 of 90	1



2010/04/20
X01






For Audio EMI
2010/04/19
X01



2010/04/19
X01



34.4F822.002



2010/04/20
X01

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**


Size: A3 Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 79 of 90

SSID = VIDEO


<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

			Wistron Corporation		
			21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
A3	DJ1 Calpella UMA				X01
Date:	Friday, April 16, 2010	Sheet	80	of	90


<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichü, Taipei Hsien 221, Taiwan, R.O.C.
Title			
Reserved			
Size	Document Number	Rev	
C	DJ1 Calpella UMA	X01	
Date:	Friday, April 16, 2010	Sheet	81 of 90


<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: Reserved		
Size: A2	Document Number: DJ1 Calpella UMA	Rev: X01
Date: Friday, April 16, 2010	Sheet: 82	of 90

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Reserved		
Size C	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 83	of 90

5

4

3

2

1

D

D

C

C

B

B

A

A

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Reserved
Size	Document Number	Rev	
Custom	DJ1 Calpella UMA	X01	
Date: Friday, April 16, 2010	Sheet	84	of 90

5

4

3

2

1

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
Custom	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010	Sheet 85 of	90

5

4

3

2

1

D

D

C

C

B

B

A

A

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>



Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date:

Friday, April 16, 2010

Sheet

86

of

90

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B


B

A

A

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	DJ1 Calpella UMA		X01
Date:	Friday, April 16, 2010	Sheet	87 of 90

5

4


3

2

1

<http://laptop-motherboard-schematic.blogspot.com/>


<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hei Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.
Reserved			
File			
Size	Document Number		Rev
C	DJ1 Calpella UMA		X01
Date: Friday, April 16, 2010		Sheet 88	of 90

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	46	2010/04/16	Power team	PU4603 (RT8205) shortage risk	Change to TPS51125	X01
2	50	2010/04/16	Power team	PU5002 (RT8207) shortage risk	Change to TPS51116, DY PR5011	X01
3	49	2010/04/16	EE	PM_PWROK to +1.05V_VTT power down sequence out of SPEC	Modify PC4907=0.022U, PR5004, add R4905=1K	X01
4	55	2010/04/16	EE	For SIV CRT test fail item	Modify RN5504=100 Ohm	X01
5	50	2010/04/16	Power team	Cost down	DY PTC5001	X01
6	53/13	2010/04/19	Power team	Power team request	Change PC5321=0.015U, PC5326=0.01U, PR5312 Mount PC5319, PC5312, PC5311, C1325, C1328, C1323	X01
7	47/12	2010/04/19	Power team	Power team request	Modify PR4705=2,8K, PR4727=1.4K Mount C1214=C1236=C1241=C1208=C1231=10U	X01
8	79	2010/04/19	ME	For EMI	Add SPR1	X01
9	79	2010/04/21-22	EMC	For EMI	Add EC7972-EC7981 (DY) Mount EC7938, EC7947, EC7954	X01
10	26/37/47/51/53/	2010/04/21	EE	Cost down	Change 0 Ohm resistance to 0 Ohm pad: R2611, R2603, L3701, PR4706, PR4708, PR4713, PR4718, PR4722, PR4732, PR4738, PR4744, PR4755, PR4764, PR4707, PR4711, PR4776, PR4784, PR4703, PR4704, PR4790, PR5102, PR5310, PR5313, PR5314, PR5317, PR5333	X01
11	60	2010/04/21	EE	for audio vender's segguest	Modify R6009, R6010 to 0 Ohm resistances	X01
12	37	2010/04/21	EE	For version ID	Mount R3722, DY R3725	X01
13	46	2010/04/22	Power team	For power snubber	Mount PR4606=PR4607=2R2, PC4620=330P, PC4621=680P	X01
14	46	2010/04/22	Power team	For OCP	Modify PR4603=140K	X01
15	47	2010/04/23	Power team	For power snubber	Modify PR4717=10K	X01

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Change History



Size A3	Document Number DJ1 Calpella UMA	Rev X01
------------	--	-------------------

Date: Monday, April 26, 2010 Sheet 89 of 90

DJ1 Calpella UMA-Power Up Sequence



(AC mode)

red word: KBC GPIO



(DC mode)

red word: KBC GPIO



<http://laptop-motherboard-schematic.blogspot.com/>