


V03A DIS/UMA BLOCK DIAGRAM

- LAYER 1 : TOP
- LAYER 2 : GND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : IN3
- LAYER 7 : GND
- LAYER 8 : BOT




power	+RTC_CELL	+DC_IN +DC_IN_SS +PWR_SRC +5V_ALW_2 +3.3V_ALW +5V_ALW +15V_ALW +3.3V_LAN (for V03)	+VCHGR +PWR_SRC +5V_ALW_2 +3.3V_ALW +5V_ALW +15V_ALW +3.3V_LAN (for V03)	+5V_SUS +3.3V_SUS +1.5V_SUS +1.5V_CPU +DDR_VTTREF +3.3V_LAN (for R03)	+VCC_CORE +VCC_GFX_CORE +1.05V_PCH +5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +VCCSA +0.75V_DDR_VTT +LCDVCC +VCC_DGFX_CORE	
State						
S0	ON	ON	ON	ON	ON	
S1						
S3	ON	ON	ON	ON	OFF	
S4/S5 AC	ON	ON				
S4/S5 DC Only	ON		ON	OFF	OFF	
AC/DC No Exist	ON	OFF	OFF	OFF	OFF	

SMBCLK SMBDATA								
SMB_CLK_ME1 SMB_DAT_ME1								
AB1A_CLK AB1A_DATA								



Quanta Computer Inc.
PROJECT : R03A/V03A



5

4

3

2

1

D

D

C

C

B

B

A

A




Quanta Computer Inc.

PROJECT : R03A/V03A


Size	Document Number	Rev
	BLANK	2A

Date: Wednesday, October 06, 2010 Sheet 3 of 50


Sandy Bridge Processor (DMI, PEG, FDI)




DP & PEG Compensation



eDP Hot-plug (Disable)





Sandy Bridge Processor (CLK, MISC, JTAG)



Schematic C/L_v1.0, P56 (PU, PD 1k/J)
 (Intel and PD3)
 Reserve (Intel confirm now)

Over 130 degree C will drive low


IN	OUT
L	L
H	High-Z




Change OD part same with PDC
 Copy from PDC

R8239, R8241 change to 5%

Pin1	Pin2	Pin4
L	L	L
L	H	L
H	L	L
H	H	H




Follow #DG1.0 436735 P105
 DDR Power Gating Topology



Follow #DG1.0 436735 P107
 DRAMRST# Routing Illustration

Sandy Bridge Processor (DDR3)



POWER

POWER

CPU VTT

SNB 45W:8.5A

330uF/6mohm x 2

22uF x 12

22uF x 7 (Non-stuff)

CPU VGt

SNB 45W:22A

22uF x 12

CPU Core Power
SNB 45W:95A
470uF/4mohm x 4
22uF x 16
10uF x 10

C541 C501 C536 C516 C525 C482 C497
10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8

C495 C507 C551 C178 C496 C212 C508
10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8

C163 C205 C123 C142 C194
10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8

C156 C170 C135 C546 C175
10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8 10uF/6.3V_8

C211 C478 C491 C213 C210
22uF/6.3V_8 22uF/6.3V_8 22uF/6.3V_8 22uF/6.3V_8 22uF/6.3V_8


Layout note: need routing together and ALERT need between CLK and DATA

PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES




Change R8281,R8285, R8704,R8329 to +/-5%

54.9 ohm has no 5%

Place PU resistor close to CPU

Place PU resistor close to CPU

SVID ALERT



POWER

GRAPHICS

SA RAIL

MISC

1.8V RAIL


SENSE LINES

VREF




DDR3 - 1.5V RAILS

CPU MCH

CPU SA



CPU VCCPL
SNB 45W:3A
330uF/7mohm x 1
10uF x 1
1uF x 2



Quanta Computer Inc. PROJECT : R03A/Y03A. Document Number Sandy Bridge 4/5. Date: Monday, January 24, 2011. Sheet 7 of 50.




Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)

U17H

U17I

U17E



Sandy Bridge_rPGA_4SODIMM_Rev1p0

Sandy Bridge_rPGA_4SODIMM_Rev1p0

Sandy Bridge_rPGA_4SODIMM_Rev1p0

For rPGA socket, RSVDD59 pin should be left NC

CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled


Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.



	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP




Cougar Point (DMI, FDI, PM)



PCH Pull-high/low(CLG)



System PWR_OK(CLG)




Quanta Computer Inc.
PROJECT : R03A/V03A

Size	Document Number	Rev
	Cougar Point 1/7	2A
Date:	Monday, January 24, 2011	Sheet 9 of 50

Cougar Point (LVDS, DDI)

Cougar Point (GND)




Quanta Computer Inc.
PROJECT : R03A/V03A

Cougar Point 2/7



Size	Document Number	Rev
		2A
Date:	Friday, January 07, 2011	Sheet 10 of 50

Cougar Point (HDA, JTAG, SATA)



PCH JTAG Debug (CLG)


5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)



Move Caps to CONN side

PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_SUS - R41 - *1K 4 NC - ACZ_SPKR
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS - R146 - *1K 4 NC - ACZ_SDOUT
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL - R434 - 330K/J 4 - PCH_INTRVMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS - R118 - 1K 4 - ACZ_SYNC_R




Quanta Computer Inc.
PROJECT : R03A/V03A

Size	Document Number	Rev
	Cougar Point 3/7	2A
Date:	Monday, January 24, 2011	Sheet 11 of 50


PCI/USB/OC# Pull-up(CLG)




Cougar Point-M (PCI,USB,NVRAM)



PLTRST#(CLG)



change SMIB# to SMI




USB2.0 & ESATA LEFT USB2.0 RIGHT

WLAN WWAN BT

CARD READER Express card

Camera Touch Screen

Pin Name	Strap description	Sampled	Configuration									
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)									
Defined in EDS (Intel)												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>Bit 0</th> <th>Bit 1</th> <th>Boot Location</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </tbody> </table>	Bit 0	Bit 1	Boot Location	1	1	SPI *	0	0	LPC
Bit 0	Bit 1	Boot Location										
1	1	SPI *										
0	0	LPC										
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK										







DF_TV5	DMI and FDI Tx/Rx Termination Voltage	PWROK	weak pull-down 20kohm
--------	---------------------------------------	-------	-----------------------



SV_SET_UP
High = Strong (Default)

Cougar Point-M (PCI-E, SMBUS, CLK)

U16B



Pin	Configurable as a GPIO or as a programmable output clock which can be configured as one of the following:
CLKOUTFLEX0 / GPIO64	• 33 / 27 / 48 / 14.318 MHz / DC Output logic '0'
CLKOUTFLEX1 / GPIO65	unsupported clock output value (Default) / 27 / 14.318 MHz output to SIO/EC / 48/24 MHz
CLKOUTFLEX2 / GPIO66	• 33/25/27/48/24/14.318 MHz / DC Output logic '0'
CLKOUTFLEX3 / GPIO67	• 27/14.318 output to SIO/48/24 MHz (Default)

0727 add 22ohm resistor

C523 22P_NC

C131 22P_NC

EMI solution reserve, please place near PCH


Quanta Computer Inc.
PROJECT : R03A/V03A

Cougar Point 5/7



Size	Document Number	Rev
Date: Monday, January 24, 2011	Sheet 13 of 50	2A

Cougar Point (GPIO, VSS_NCTF, RSVD)

Pin Name	Strap description	Sampled	Configuration
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)



GPIO Pull-up/Pull-down(CLG)



GPIO37 follow 14" team need INTEL confirm

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

SGPIO Confirm with Intel

BMBUSY# (Intel feedback) Follow CRB checklist, 1K is for intel BIOS validation purpose.

BMBUSY#:
If not used, require a weak pull-up (8.2- KΩ to 10 kΩ) to Vcc3_3. CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.

HOST ALERT#1 R381 *1K 4

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

MFG-TEST

WLAN_RADIO_DIS# R331 *10K 4

+3.3V_SUS

R377 *10K 4 NC SV_DET R380 *100K 4

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

Quanta Computer Inc.


PROJECT : R03A/V03A

Cougar Point 6/7

Size Document Number Rev 2A


Date: Monday, January 24, 2011 Sheet 14 of 50

COUGAR POINT (POWER)



Tie to 3.3V_SUS, when don't support Deep SX CP_v1.0 p88

Cougar Point (POWER)



VCCVRM: 1.8V (Desktop) 0.7/20 del for Pre-E81
1.5V (Mobile)

the trace needs to be at least 20 mils width with full VSS/VCC reference plane.

Ask PD3 or Intel, why need 10hm change to +/-5%






Quanta Computer Inc.
PROJECT : R03A/V03A

Size	Document Number	Rev
		2A



Cougar Point 777

Date: Monday, January 24, 2011 15 of 50

H=8.0mm,RVS



H:4.0mm,RVS






SO-DIMM SPD Address is 0XA4
SO-DIMM TS Address is 0X34



	DIMM1_SA0	DIMM1_SA1
DOMM0	0	0
DOMM1	0	1

Place these Caps near So-Dimm2.







Quanta Computer Inc.
PROJECT : R03A/V03A

Size	Document Number	Rev
	DDR3 DIMM-1	2A
Date:	Monday, January 24, 2011	Sheet 17 of 50

PEX_IOVDD+PEX_IOVDDQ >2.2A




0.1u *4 under GPU
Others Near GPU

0.1u under GPU
Others Near GPU

confirm with FAE
should change power rail

12~16 mils width
120mA

0.1u under GPU
Others Near GPU




120mA 12~16 mils width

0.1u under GPU
Others Near GPU



add 1u near GPU as FAE confirm



1211 for Nvidia request
add transition cap

U20A
NI2P-GE-A1

PEX_IOVDD_1	AK16
PEX_IOVDD_2	AK17
PEX_IOVDD_3	AK21
PEX_IOVDD_4	AK24
PEX_IOVDD_5	AK27
PEX_IOVDDQ_1	AG11
PEX_IOVDDQ_2	AG12
PEX_IOVDDQ_3	AG13
PEX_IOVDDQ_4	AG14
PEX_IOVDDQ_5	AG15
PEX_IOVDDQ_6	AG16
PEX_IOVDDQ_7	AG17
PEX_IOVDDQ_8	AG18
PEX_IOVDDQ_9	AG22
PEX_IOVDDQ_10	AG23
PEX_IOVDDQ_11	AG24
PEX_IOVDDQ_12	AG25
PEX_IOVDDQ_13	AJ14
PEX_IOVDDQ_14	AJ15
PEX_IOVDDQ_15	AJ19
PEX_IOVDDQ_16	AJ21
PEX_IOVDDQ_17	AJ22
PEX_IOVDDQ_18	AJ24
PEX_IOVDDQ_19	AJ25
PEX_IOVDDQ_20	AJ27
PEX_IOVDDQ_21	AK18
PEX_IOVDDQ_22	AK20
PEX_IOVDDQ_23	AK23
PEX_IOVDDQ_24	AK26
PEX_IOVDDQ_25	AL16

PCI EXPRESS

VDD33_1	J10
VDD33_2	J11
VDD33_3	J12
VDD33_4	J13
VDD33_5	J9

VDD_SENSE	AD20
NC_9/VDD_SENSE	D35
NC_16/VDD_SENSE	P7
GND_SENSE	AD19
NC_10/GND_SENSE	E35
NC_17/GND_SENSE	R7

PEX_PLLVDD	AG14
PEX_CAL_PD_VDDQ/PEX_SVDD_3V3	F7
NC_12/PEX_SVDD_3V3	F7

PEX_PLL_HVDD_NC	AG20
NC_1	A2
NC_2	AB7
NC_3	AD6
NC_4	AE6
NC_5	AG6
NC_6	AJ5
NC_7	AK15
NC_8	AL7
NC_11	E7
NC_13	H32
NC_15	P6
NC_18	U7
NC_19	V6

PEX_RX0	AP17	PEG_TXP15	PEG_TXP15 [4]
PEX_RX0*	AN17	PEG_TXN15	PEG_TXN15 [4]
PEX_RX1	AN19	PEG_TXP14	PEG_TXP14 [4]
PEX_RX1*	AP19	PEG_TXN14	PEG_TXN14 [4]
PEX_RX2	AR19	PEG_TXP13	PEG_TXP13 [4]
PEX_RX2*	AR20	PEG_TXN13	PEG_TXN13 [4]
PEX_RX3	AN20	PEG_TXP12	PEG_TXP12 [4]
PEX_RX3*	AN22	PEG_TXN12	PEG_TXN12 [4]
PEX_RX4	AP22	PEG_TXP11	PEG_TXP11 [4]
PEX_RX4*	AR22	PEG_TXN11	PEG_TXN11 [4]
PEX_RX5	AR23	PEG_TXP10	PEG_TXP10 [4]
PEX_RX5*	AP23	PEG_TXN10	PEG_TXN10 [4]
PEX_RX6	AP23	PEG_TXP9	PEG_TXP9 [4]
PEX_RX6*	AN25	PEG_TXN9	PEG_TXN9 [4]
PEX_RX7	AN25	PEG_TXP8	PEG_TXP8 [4]
PEX_RX7*	AP25	PEG_TXN8	PEG_TXN8 [4]
PEX_RX8	AR25	PEG_TXP7	PEG_TXP7 [4]
PEX_RX8*	AR26	PEG_TXN7	PEG_TXN7 [4]
PEX_RX9	AP26	PEG_TXP6	PEG_TXP6 [4]
PEX_RX9*	AN26	PEG_TXN6	PEG_TXN6 [4]
PEX_RX10	AP28	PEG_TXP5	PEG_TXP5 [4]
PEX_RX10*	AR28	PEG_TXN5	PEG_TXN5 [4]
PEX_RX11	AR28	PEG_TXP4	PEG_TXP4 [4]
PEX_RX11*	AP29	PEG_TXN4	PEG_TXN4 [4]
PEX_RX12	AP29	PEG_TXP3	PEG_TXP3 [4]
PEX_RX12*	AN29	PEG_TXN3	PEG_TXN3 [4]
PEX_RX13	AN31	PEG_TXP2	PEG_TXP2 [4]
PEX_RX13*	AP31	PEG_TXN2	PEG_TXN2 [4]
PEX_RX14	AR31	PEG_TXP1	PEG_TXP1 [4]
PEX_RX14*	AR32	PEG_TXN1	PEG_TXN1 [4]
PEX_RX15	AR34	PEG_TXP0	PEG_TXP0 [4]
PEX_RX15*	AP34	PEG_TXN0	PEG_TXN0 [4]

PEX_TX0	AL17	PEG_RXP15 C	C247	0.1uF/10V/X7R 4	PEG_RXP15 [4]
PEX_TX0*	AM17	PEG_RXN15 C	C243	0.1uF/10V/X7R 4	PEG_RXN15 [4]
PEX_TX1	AM18	PEG_RXP14 C	C252	0.1uF/10V/X7R 4	PEG_RXP14 [4]
PEX_TX1*	AL19	PEG_RXN14 C	C259	0.1uF/10V/X7R 4	PEG_RXN14 [4]
PEX_TX2	AL19	PEG_RXP13 C	C280	0.1uF/10V/X7R 4	PEG_RXP13 [4]
PEX_TX2*	AL20	PEG_RXN13 C	C267	0.1uF/10V/X7R 4	PEG_RXN13 [4]
PEX_TX3	AM20	PEG_RXP12 C	C277	0.1uF/10V/X7R 4	PEG_RXP12 [4]
PEX_TX3*	AM21	PEG_RXN12 C	C285	0.1uF/10V/X7R 4	PEG_RXN12 [4]
PEX_TX4	AM22	PEG_RXP11 C	C279	0.1uF/10V/X7R 4	PEG_RXP11 [4]
PEX_TX4*	AL22	PEG_RXN11 C	C284	0.1uF/10V/X7R 4	PEG_RXN11 [4]
PEX_TX5	AK22	PEG_RXP10 C	C294	0.1uF/10V/X7R 4	PEG_RXP10 [4]
PEX_TX5*	AL23	PEG_RXN10 C	C298	0.1uF/10V/X7R 4	PEG_RXN10 [4]
PEX_TX6	AM23	PEG_RXP9 C	C295	0.1uF/10V/X7R 4	PEG_RXP9 [4]
PEX_TX6*	AM24	PEG_RXN9 C	C300	0.1uF/10V/X7R 4	PEG_RXN9 [4]
PEX_TX7	AM25	PEG_RXP8 C	C302	0.1uF/10V/X7R 4	PEG_RXP8 [4]
PEX_TX7*	AL25	PEG_RXN8 C	C303	0.1uF/10V/X7R 4	PEG_RXN8 [4]
PEX_TX8	AK25	PEG_RXP7 C	C313	0.1uF/10V/X7R 4	PEG_RXP7 [4]
PEX_TX8*	AL26	PEG_RXN7 C	C314	0.1uF/10V/X7R 4	PEG_RXN7 [4]
PEX_TX9	AM26	PEG_RXP6 C	C304	0.1uF/10V/X7R 4	PEG_RXP6 [4]
PEX_TX9*	AM27	PEG_RXN6 C	C318	0.1uF/10V/X7R 4	PEG_RXN6 [4]
PEX_TX10	AM28	PEG_RXP5 C	C321	0.1uF/10V/X7R 4	PEG_RXP5 [4]
PEX_TX10*	AL28	PEG_RXN5 C	C319	0.1uF/10V/X7R 4	PEG_RXN5 [4]
PEX_TX11	AK28	PEG_RXP4 C	C322	0.1uF/10V/X7R 4	PEG_RXP4 [4]
PEX_TX11*	AL29	PEG_RXN4 C	C332	0.1uF/10V/X7R 4	PEG_RXN4 [4]
PEX_TX12	AM29	PEG_RXP3 C	C326	0.1uF/10V/X7R 4	PEG_RXP3 [4]
PEX_TX12*	AM29	PEG_RXP2 C	C325	0.1uF/10V/X7R 4	PEG_RXP2 [4]
PEX_TX13	AM30	PEG_RXP2 C	C330	0.1uF/10V/X7R 4	PEG_RXP2 [4]
PEX_TX13*	AM31	PEG_RXP1 C	C336	0.1uF/10V/X7R 4	PEG_RXP1 [4]
PEX_TX14	AM32	PEG_RXN1 C	C340	0.1uF/10V/X7R 4	PEG_RXN1 [4]
PEX_TX14*	AN32	PEG_RXP0 C	C341	0.1uF/10V/X7R 4	PEG_RXP0 [4]
PEX_TX15	AP32	PEG_RXN0 C	C338	0.1uF/10V/X7R 4	PEG_RXN0 [4]
PEX_TX15*					

PEX_REFCLK	AR16	CLK_PCIE_VGAP	CLK_PCIE_VGAP [13]
PEX_REFCLK*	AR17	CLK_PCIE_VGAN	CLK_PCIE_VGAN [13]



PEX_TSTCLK_OUT	AI17	PEX_TSTCLK	R158	*200.4 NC
PEX_TSTCLK_OUT*	AI18	PEX_TSTCLK#		

PEX_RST# GPU_RST#


PEX_CLKREQ# R403 10K 4 +3V_GFX 10k PU 3V_GFX as FAE's feedback

AG21 PEX_TERM R169 2.49K/F_4

AP35 TESTMODE R456 10K 4




Q84: H(sat), L(cut-off)




Add MOS for preventing leakage.


Power up sequence





NB9M: VGACORE +0.90V (Normal) , +1.09V
NVVDD Maximum Settling Time



PEX_RST timing



Quanta Computer Inc.
PROJECT : R03A/V03A




Quanta Computer Inc.
PROJECT : R03A/V03A

Size	Document Number	Rev
	N12P-GE (DISPLAY) 3/5	2A
Date:	Monday, January 24, 2011	Sheet 20 of 50

N11P-GS	N12P-GE
floating	floating

FAE confirm N11P could be floating




CHIP	PCI_DEVID:	STRAP2	ROM_SCLK
N11P-GS	0xDF0	0000 PD 5K	1010 PU 15K
N12P-GE	0xDF5	0101 PD 30K	1010 PU 15K

Default: N12P-GE
 AJO11M0T24
 70=0111 0000 (device ID:10000)
 FB=1111 1110 (device ID:11110)
 AJO11P0T22

Check N11P-GS and N12P-GE

Logical Strap Bit Mapping

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1%(0402)]
 4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1%(0402)]
 15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1%(0402)]
 20K/F 4: CS32002FB29 [RES CHIP 20K 1/16W +1%(0402)]
 30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1%(0402)]
 35.7K/F 4: CS33572FB13 [RES CHIP 35.7K 1/16W +1%(0402)]
 45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1%(0402)]


	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	0010
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111

Default: Hynix VRAM 1G (0110)

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000	Reserved	Reserved		PD 5K
0001	Reserved	Hynix	H5TQ1G63DFR-11C	PD 10K
0010	DDR3 64Mx16, 900MHz	Samsung	K4W1G1646E-HC11	PD 15K
0011	DDR3 64Mx16, 900MHz	Samsung	H5TQ2G63BFR-11C	PD 20K
0110	DDR3 128Mx16, 900MHz	Hynix	H5TQ2G63BFR-11C	PD 35K
0111	DDR3 128Mx16, 900MHz	Samsung	K4W2G1646C-HC11	PD 45K

GPIO ASSIGNMENTS




GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2 11/13
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL 11/13
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL

Quanta Computer Inc.
 PROJECT : R03A/V03A

Size	Document Number	Rev
	N12P-GE (GPIO&STRAPS) 4/5	2A


Date: Friday, January 07, 2011 Sheet 21 of 50

+VCC_DGFX_CORE




NVVDD

U20G
N12P-GE-A1



GROUND




SWAP CMD NET
modify Mode E to Mode D

[19] VMA_DQ[63..0]
[19] VMA_DM[7..0]
[19] VMA_WDQS[7..0]
[19] VMA_RDQS[7..0]


CHANNEL A: 512MB/1024MB DDR3

change VRAM footprint to hynix 2G(the package is bigger)



Placement has to be close to VRAM

Placement has to be close to VRAM



Quanta Computer Inc.
PROJECT : R03A/V03A







Size	Document Number	Rev
	N12P-GE VRAM-1(DDR3 BGA96)	2A
Date:	Friday, January 07, 2011	Sheet 23 of 50

[19] VMC_DQ[63..0]
 [19] VMC_DM[7..0]
 [19] VMC_WDQS[7..0]
 [19] VMC_RDQS[7..0]

CHANNEL B: 512MB/1024MB DDR3

change VRAM footprint to hynix 2G(the package is bigger)

SWAP CMD NET
 modify Mode B to Mode D






Quanta Computer Inc.
 PROJECT : R03A/V03A


Size	Document Number	Rev	
	N12P-GE VRAM-2(DDR3 BGA96)	2A	
Date:	Friday, January 07, 2011	Sheet	24 of 50





17" WXGA 1.2A





Add 10K PD and pop R281 to prevent LCD flash issue when AC plug in



EMI solution 0927







Shunt capacitors on LVDS for improving WWAN.




Quanta Computer Inc.
PROJECT : R03A/V03A

Size	Document Number	Rev
	LVDS CONN	2A
Date:	Monday, January 24, 2011	Sheet 25 of 50



ESATA + USB Conn + Power share


S3/S5 USB charging circuit



USBP0_BUS_SW_CB0	Mode
Low	DCP, Auto-detect
High	CDP, BC Spec 1.1


ES(PG1.0): Stuff R66, Remove R65
 MP(PG1.1): Remove R66 Stuff R65

OC limitation	R8224	mA	
	100k ohm	480	
	22.1k ohm	2171	Applied Now



E-SATA Re-driver




Layout Note: Please put those on the same side of MB PCB




Note: Boost:5dB, Standard SATA:0dB

EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost



Solve ESATA 2M test fail issue, change emphasis setting





SATA Connector



DG: Place TX cap close to connector



ODD Connector



Backwards Compatibility

[12] SATA_ODD_DA#

MODC_EN

SATA_ODD_MD#



*2N7002W-7-F_NC
Q34

R433


0_short_NC

Drive powered on, MD# is High
Drive powered off, MD# is Low

Because the drive does not support ZPODD, the driver never powers off the power FET and never connects the MD/DA pin to the drive





3-axis Fall Sensor (HDD data protector)




DE351DL is ST vendor for DELL Part Number
Vendor PN: LIS302DLTR
Quanta PN: AL000302A00


RTS5128-QFN24





SP1	XD_RDY	SD_WP	MS_CLK
SP2	XD_RE#	SD_D1	MS_INS#
SP3	XD_CE#	SD_D0	MS_D7
SP4	XD_CLE	SD_D7	MS_D3
SP5	XD_ALE	SD_CD#	MS_D6
SP6	XD_WE#	SD_D6	MS_D2
SP7	XD_WP	SD_CLK	MS_D0
SP8	XD_D0	SD_D5	MS_D0
SP9	XD_D1	SD_CMD	MS_D5
SP10	XD_D2	SD_D4	MS_D4
SP11	XD_D3	SD_D3	MS_D1
SP12	XD_D4	SD_D2	MS_D5
SP13	XD_D5	SD_D1	MS_BS
SP14	XD_D6	SD_BS	


Share Pin








MB to Express Card Board






HOTKEY CON




*NOTE: ALC269_VB type add the LDO circuit in IC

VA type: PIN28 作為MIC之偏壓
PIN31接A-GND

VB type: PIN31 作為MIC之偏壓
PIN28接 作為內部LDO
output 輸出濾波用




L34,L35,L36,L37,
FB_600ohm+25%_100MHz
200mA_0.6ohm DC



PD#=0V : Power down Class D SPK amplifier
PD#=3.3V : Power up Class D SPK amplifier
Internal pulled high.

reverse Diode, and remove PD ckt












Quanta Computer Inc.
PROJECT : R03A/V03A

Size	Document Number	Rev
	Azelia CODEC	2A


Date: Monday, January 24, 2011 Sheet 32 of 50

INTERNAL SUBWOOFER AMP Only for 17''

SYNC	Condition
VDD	Spread-spectrum mode with $f_s = 1200\text{kHz} \pm 70\text{kHz}$.
GND	Fixed-frequency mode with $f_s = 1100\text{kHz}$.
FLOAT	Fixed-frequency mode with $f_s = 1500\text{kHz}$.
Clocked	Fixed-frequency mode with $f_s = \text{external clock frequency}$.




check modify to MONO-OUT PIN




place close to connector side

reserve EMI solution


For EC 4Mbit (512K Byte)



For PCH 32Mbit (4M Byte)






RTC





Touch Screen Module

Note:

1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect according to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
2. Maximum cable resistance on VCC, GND should be 150m ohm.
3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.




Touch Pad




Key board illumination

+KB_LED power trace width >10 mil





KEYBOARD CONNECTOR




Biometric Finger Printer

ESD by EMC request








MB to LED Board conn




3VALW ON POWER LOGIC




PWR button board form UM7



Instant ON function






FAN CONTROL







ADDR_SEL
HIGH: 0101 110xb
OPN: 0111 101xb
GND: 0101 111xb



SHDN_SEL
HIGH: External Diode 2 Mode
OPN: AMD CPU/Diode Mode
GND: Intel Transistor Mode




please note the placement description







 Quanta Computer Inc. PROJECT : R03A/V03A		
Size	Document Number	Rev
	FAN & THERMAL	2A
Date:	Monday, January 24, 2011	Sheet 38 of 50









add a new hole for layout request


CPU bracket



 Quanta Computer Inc. PROJECT : R03A/V03A		Rev
		2A
SCREW PAD		
Date:	Monday, January 24, 2011	Sheet 40 of 50




Continuous current : 13A
Rds (on) : 9mohm




+VCHGR
Fs=400K
Max : 4.7A
6 Cell / 48W
9 Cell / 90W


+VCHGR
 Control IC: ISL88731C
 H/S MOSFET: A04496, Rds(on)=26mohm, PD:3.1W
 L/S MOSFET: A04496, Rds(on)=26mohm, PD:3.1W
 Inductor: 5.8uH +30% 5.5A SDSL10D40F-5R8Y(TTA), DCR=22mohm
 Output Cap: 2*10U 25V(+/-10%,X6S,1206)



Adapter type	90W	130W
ADAPT_TRIP_SET	0	1
SETTING CURRENT	5.6A	7.6A

DC/DC +3V_ALW/+5V_ALW /+15V_ALW





FB	VDDQSNS	VTT&VTTREF
VDDP	+1.8V	VDDQ/2
GND	+1.5V	VDDQ/2

+1.5V_SUS
 Control IC: RT8207GQW
 H/S MOSFET: A04496 , Rds(on)=26mohm, PD:3.1W
 L/S MOSFET: A04496 , Rds(on)=26mohm, PD:3.1W
 Inductor: 1UH +-30% 28A EPI1004H-1R0M-K01 (TTA), DCR=4mohm
 Output Cap: 2*330U 2V ESR9

VDDQ and VTT discharge control


MODE pin	Discharge mode
V5IN	No discharge
VDDQ	Tracking discharge
S4/GND	Non-tracking discharge

VDDQ output voltage selection

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	1.5V	VDDQSNS/2	DDR3
V5IN	1.8V	VDDQSNS/2	DDR2
FB Resistors	Adjusting	VDDQSNS/2	1.5V < VVDDQ < 3V

Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	On (discharge)	Off (discharge)	Off (discharge)





Place these CAPS close to MOSFETS

+1.05V_PCH
TDC : 13.5A
OCP : 18.9A
Frequency : 400KHz

+1.05V_PCH
 Control IC: RT8238A
 H/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W
 L/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W
 Inductor: 1UH +-30% 28A EPI1004H-1R0M-K01 (TTA) , DCR=4mohm
 Output Cap: 1*330U 2V ESR9

+1.8V_RUN
TDC : 973mA
OCP : 1.36A
Frequency : 500KHz

 Quanta Computer Inc. PROJECT : R03A/V03A		Rev 2A
Size	Document Number	Date: Monday, January 24, 2011
Sheet 45 of 50		




+VCCSA_CORE
TDC : 4.2A
OCP : 6A

+VCCSA	VCCSA_VID1
0.8V	High
0.9V	Low

 **Quanta Computer Inc.**
PROJECT : R03A/V03A

Size	Document Number	Rev
	VCCSA (TPS51461)	2A
Date:	Monday, January 24, 2011	Sheet 46 of 50




SV 35W CPU
 VID1=1.05V
 IccMax=94A
 R_LL=1.9m ohm
 OCP-105A

SV VCCAXG
 VID1=1.28V
 IccMax=24A
 R_LL=4.6m ohm
 OCP-30A

IGPU Power


+VCC_DGFX_CORE	DGPU_VID2(G0)	DGPU_VID1(G1)
0.85V	0	0
0.875V(NA)	0	1
0.95 V	1	0
0.975V	1	1




+VCC_GFX_CORE
TDC : 30.5A
Peak : 43.6A
OCp : 48A
Freq : 300KHz

$$V_o = 0.75 (R1 + R2) / R2$$


+VCC_GFX_CORE
 Control IC: RT8208A
 H/S MOSFET: FDMS7692 (Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W
 L/S MOSFET: FDMS0308S (Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W
 Inductor: 0.36UH 20% 28A (EP11004H-1R0M-K01) (TTA), DCR=2.8mohm
 Output Cap: 2*330U, 2.5V (20%, 105C, 3528), ESR=9mohm




+1.05V_GFX
TDC: 2.7A





+1.5V_GFX
TDC : 4.22A




+3.3V_GFX
TDC: 0.96A





Function	IC	SMBus Address
Clock GEN	SLG8SP585VTR RTM875N-632	11010010 (D2h)
DDR3	DIMM0 DIMM1	A0 A4
VGA	NI1P	9E
Thermal IC	EMC1422	1001 100xb (4Ch)
VGA Thermal	ADM1032-2	1001 101xb (4Dh)
Charge IC	BQ24765RUVR	0b0001001x (0x12)
Battery	Battery	16h
Fall Sensor	DE351DLTR	0011 10xxb
XDP	XDP	Master
WLAN	WLAN Module	X


Quanta Computer Inc.
 PROJECT : R03A/V03A
SMBUS

Size	Document Number	Rev
		2A
Date: Monday, January 24, 2011		Sheet 50 of 50