



R03/V03 UMA BLOCK DIAGRAM

LAYER 1 : TOP
 LAYER 2 : GND
 LAYER 3 : IN1
 LAYER 4 : IN2
 LAYER 5 : GND
 LAYER 6 : BOT




DDRIII 1333 MT/s

DDRIII 1333 MT/s



FDI LINK 2.5GT /s

DMI LINK 2.5GT /s









SATA4 300MB /S

SATA0 300MB /S

SATA1 300MB /S

SMBUS



- EXP Board**
- LED Board**
- PB Board**
- TP Board**
- HotKey Board**
- Charger PAGE 35
- 3/5V PAGE 36
- 1.5V_SUS/0.75V_DDR PAGE 37
- Batt/DC-IN PAGE 34
- 1.05V_PCH PAGE 38
- VCCSA PAGE 39
- CPU_CORE PAGE 40
- 1.8V_RUN PAGE 38

power State	+RTC_CELL	+DC_IN +DC_IN_SS +PWR_SRC +5V_ALW_2 +3.3V_ALW +5V_ALW +15V_ALW +3.3V_LAN (for V03)	+VCHGR +PWR_SRC +5V_ALW_2 +3.3V_ALW +5V_ALW +15V_ALW +3.3V_LAN (for V03)	+5V_SUS +3.3V_SUS +1.5V_SUS +1.5V_CPU +DDR_VTTREF +3.3V_LAN (for R03)	+VCC_CORE +1.05V_PCH +5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +VCCSA +0.75V_DDR_VTT +LCDVCC +VCC_GFX_CORE	
S0	ON	ON	ON	ON	ON	
S1						
S3	ON	ON	ON	ON	OFF	
S4/S5 AC	ON	ON				
S4/S5 DC Only	ON		ON	OFF	OFF	
AC/DC No Exist	ON	OFF	OFF	OFF	OFF	

SMBCLK SMBDATA								
SMB_CLK_ME1 SMB_DAT_ME1								
AB1A_CLK AB1A_DATA								

5

4

3

2

1

D

D

C

C

B

B

A

A




Quanta Computer Inc.

PROJECT : R03/V03

Size	Document Number	Rev
	BLANK	2A


Date: Wednesday, October 06, 2010 Sheet 3 of 42

Sandy Bridge Processor (DMI, PEG, FDI)




Programing Disable eDP interface(BIOS)

DP & PEG Compensation




eDP Hot-plug (Disable)




Sandy Bridge Processor (CLK, MISC, JTAG)

follow SS8: SNB_IVB# N.A at SNB EDS #27637 0.7v1




Over 130 degree C will drive low

IN	OUT
L	L
H	High-Z



CPU_PLTRST#_R voltage level Ckt.




CLOCKS

DDR3 MISC

JTAG & BPM

Schematic C/L_v1.0, P56 (PU,PD 1k/J)
(Intel and PD3)
Reserve (Intel confirm now)



SM_RCOMP_0, SM_RCOMP_1 20mil
SM_RCOMP_2 15mil,

XDP_DBRST# use a 1k pull-up to 3.3V_S
TRST# use a 51ohm pull down.


When MP, JTAG PU/PD resistor
can be removed?
Need to confirm with Intel

Change OD part same with PDC

Copy from PDC


R8239, R8241 change to 5%

Pin1	Pin2	Pin4
L	L	L
L	H	L
H	L	L
H	H	H




Follow #DG1.0 436735 P105
DDR Power Gating Topology

Follow #DG1.0 436735 P107
DRAMRST# Routing Illustration



Quanta Computer Inc.
PROJECT : R03/V03

Sandy Bridge Processor (DDR3)



POWER

POWER

CPU VTT

SNB 45W:8.5A

330uF/6mohm x 2

22uF x 12

22uF x 7 (Non-stuff)


CPU VGT

SNB 45W:22A

330uF/6mohm x 2

22uF x 12

CPU Core Power
SNB 45W:95A
470uF/4mohm x 4
22uF x 16
10uF x 10



PEG AND DDR

CORE SUPPLY

SENSE LINES



Change R8281, R8285, R8704, R8329 to +/-5%

54.9 ohm has no 5%

POWER

SENSE LINES


VREF

GRAPHICS


DDR3 - 1.5V RAILS

SA RAIL


MISC




CPU VCCPL
SNB 45W:3A
330uF/7mohm x 1
10uF x 1
1uF x 2



Take care Q3509 Vgs(MAX)=2.5



Layout note: need routing together and ALERT need between CLK and DATA



Quanta Computer Inc.
PROJECT : R03/V03
Size: 1/6 Document Number: Sandy Bridge 4/5 Rev 2A
Date: Monday, January 24, 2011 Sheet 7 of 42



Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)

U17H

U17I

U17E



VSS

VSS

RESERVED

Sandy Bridge_rPGA_4SODIMM_Rev1p0

CFG[6:5] (PCIe Port Bifurcation Straps)


11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP








Quanta Computer Inc.
PROJECT : R03/V03

Size	Document Number	Rev
	Sandy Bridge 5/5	2A
Date:	Monday, January 24, 2011	Sheet 8 of 42


Cougar Point (DMI, FDI, PM)



PCH Pull-high/low(CLG)



System PWR_OK(CLG)




Quanta Computer Inc.
PROJECT : R03/V03
Cougar Point 1/7

Size	Document Number	Rev
		2A
Date:	Monday, January 24, 2011	Sheet 9 of 42

Cougar Point (LVDS,DDI)


Cougar Point (GND)



Quanta Computer Inc.
PROJECT : R03/V03
Cougar Point 2/7



Size	Document Number	Rev
		2A
Date:	Monday, January 24, 2011	Sheet 10 of 42

Cougar Point (HDA, JTAG, SATA)



PCH JTAG Debug (CLG)


5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)



Take care while using GPIO19 for Hot Plug function

PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_SUS - R41 - *1K 4 NC - ACZ_SPKR
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS - R146 - *1K 4 NC - ACZ_SDOUT
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL - R434 - 330K/J 4 - PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS - R118 - 1K 4 - ACZ_SYNC_R




Quanta Computer Inc.
PROJECT : R03/V03


Size	Document Number	Rev
Date:	Monday, January 24, 2011	Sheet 11 of 42

Cougar Point 3/7


PCI/USB/OC# Pull-up(CLG)







Cougar Point-M (PCI,USB,NVRAM)



PLTRST#(CLG)



change SMIB# to SMI



SV_SET_UP
High = Strong (Default)


USB2.0 & ESATA LEFT
USB2.0 RIGHT

WLAN
WWAN
BT

CARD READER
Express card

Camera
Touch Screen

Pin Name	Strap description	Sampled	Configuration									
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)									
Defined in EDS (Intel)												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr> <th>Bit 0</th> <th>Bit 1</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	Bit 0	Bit 1	Boot Location	1	1	SPI *	0	0	LPC
Bit 0	Bit 1	Boot Location										
1	1	SPI *										
0	0	LPC										
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK										



Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]







CheckList_1.0 p58; HR_v1.0 p450
follow CheckList_1.5, DF_TVVS pu-high 2,2k only, Remove R315




Cougar Point-M (PCI-E, SMBUS, CLK)

U16B



Signal	Configurable as a GPIO or as a programmable output clock which can be configured as one of the following:
CLKOUTFLEX0 / GPIO64	• 33 / 27 / 48 / 14.318 MHz / DC Output logic '0'
CLKOUTFLEX1 / GPIO65	unsupported clock output value (Default) / 27 / 14.318 MHz output to SIO/EC / 48/24 MHz
CLKOUTFLEX2 / GPIO66	• 33/25/27/48/24/14.318 MHz / DC Output logic '0'
CLKOUTFLEX3 / GPIO67	• 27/14.318 output to SIO/48/24 MHz (Default)




Quanta Computer Inc.
PROJECT : R03/V03

Size	Document Number	Rev
	Cougar Point 5/7	2A
Date:	Monday, January 24, 2011	Sheet 13 of 42


Cougar Point (GPIO, VSS_NCTF, RSVD)

Pin Name	Strap description	Sampled	Configuration
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)



Ask Intel, what's the function?
Add Description in EC GPIO table (keyboard controller reset)

GPIO Pull-up/Pull-down(CLG)



Have to Reserve

HOST ALERT#1 R381 1K_4

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

MFG-TEST Can be del

WLAN_RADIO_DIS# R331 10K_4

R332 0_4_NC

DMI TERMINATION VOLTAGE OVERRIDE

GPIO36 R49 200K

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

SGPIO Confirm with Intel

BMBUSY# R58 10K_4

BMBUSY#:(Intel feedback) Follow CRB checklist, 1K is for intel BIOS validation purpose.

If not used, require a weak pull-up (8.2- KΩ to 10 kΩ) to Vcc3_3. CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.

Quanta Computer Inc.





PROJECT : R03/V03

Cougar Point 6/7


Size Document Number Rev 2A

Date: Monday, January 24, 2011 Sheet 14 of 42





H=8.0mm,RVS



	DIMM0_SA0	DIMM0_SA1
DOMM0	0	0
DOMM1	0	1



Place these Caps near So-Dimm0.




Quanta Computer Inc.
PROJECT : R03/V03
DDR3 DIMM-0


Size	Document Number	Rev
		2A

Date: Monday, January 24, 2011 Sheet 16 of 42


H:4.0mm,RVS



SO-DIMM SPD Address is 0XA4
SO-DIMM TS Address is 0X34






M3 reserve



	DIMM1_SA0	DIMM1_SA1
DOMM0	0	0
DOMM1	0	1

Place these Caps near So-Dimm2.









Quanta Computer Inc.
PROJECT : R03/V03




Size	Document Number	Rev
DDR3 DIMM-1		2A
Date: Monday, January 24, 2011		Sheet 17 of 42



17" WXGA 1.2A






Shunt capacitors on LVDS for improving WWAN.


INT_TXLCLKOUTN	C452	1	2	*3.3P_NC	50	INT_TXLCLKOUTP
INT_TXLCLKOUTN1	C451	1	2	*3.3P_NC	50	INT_TXLCLKOUTP1
INT_TXLCLKOUTN2	C448	1	2	*3.3P_NC	50	INT_TXLCLKOUTP2
INT_TXUCLKOUTN	C446	1	2	*3.3P_NC	50	INT_TXUCLKOUTP
INT_TXUCLKOUTN1	C450	1	2	*3.3P_NC	50	INT_TXUCLKOUTP1
INT_TXUCLKOUTN2	C445	1	2	*3.3P_NC	50	INT_TXUCLKOUTP2





HDMI HPD






Quanta Computer Inc.
PROJECT : R03/V03

Size	Document Number	Rev
	HDMI CONN	2A
Date:	Monday, January 24, 2011	Sheet 19 of 42

ESATA + USB Conn + Power share





S3/S5 USB charging circuit



USBP0_BUS_SW_CB0	Mode
Low	DCP, Auto-detect
High	CDP, BC Spec 1.1


ES(PG1.0): Stuff R66, Remove R65
MP(PG1.1): Remove R66, Stuff R65

OC limitation	R8224	mA	
	100k ohm	480	
	22.1k ohm	2171	Applied Now




E-SATA Re-driver








Layout Note: Please put those on the same side of MB PCB



SATA Connector UM8



ODD Connector




From FM9

Quanta Computer Inc.


PROJECT : R03/V03

Size	Document Number	Rev
	SATA HDD/ODD	2A
Date:	Monday, January 24, 2011	Sheet 21 of 42

RTS5128-QFN24





12/29 change CON2 footprint



SP1	XD_RDY	SD_WP	MS_CLK
SP2	XD_CE#	SD_D1	MS_INS#
SP3	XD_CLE	SD_D0	MS_D7
SP4	XD_ALE	SD_D7	MS_D3
SP5	XD_WE#	SD_CD#	
SP6	XD_WP	SD_D6	MS_D6
SP7	XD_D0	SD_CLK	MS_D2
SP8	XD_D1	SD_D5	MS_D0
SP9	XD_D2	SD_CMD	
SP10	XD_D3	SD_D4	MS_D4
SP11	XD_D4	SD_D3	MS_D1
SP12	XD_D5	SD_D2	MS_D5
SP13	XD_D6		MS_BS
SP14			

Share Pin







Board ID Straps


DIS Vostro

UMA Inspiron


USB BACK EN	ADAPT TRIP SET	V03
0	0	SS1(X00)
0	1	ST(X01)
0	1	ST(X02)
1	1	QT(A00)
0	0	(A01)



HOTKEY CON








MB to Express Card Board



*NOTE: ALC269_VB type add the LDO circuit in IC




VA type: PIN28 作為MIC之偏壓
PIN31接A-GND

VB type: PIN31 作為MIC之偏壓
PIN28接CAP作為內部LDO
output 輸出濾波用




INTERNAL SUBWOOFER AMP Only for 17''


SYNC	Condition
VDD	Spread-spectrum mode with $f_S = 1200\text{kHz} \pm 70\text{kHz}$.
GND	Fixed-frequency mode with $f_S = 1100\text{kHz}$.
FLOAT	Fixed-frequency mode with $f_S = 1500\text{kHz}$.
Clocked	Fixed-frequency mode with $f_S = \text{external clock frequency}$.



MAX4492AUD need to change part?




reserve EMI solution




place close to connector side


For EC 4Mbit (512K Byte)



For PCH 32Mbit (4M Byte)



RTC






james command change part number

Double, 25°C, Vf=0.4V, If=25mA
one, 25°C, Vf=0.35V, If=15.8mA

Touch Screen Module

Note:

1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect according to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
2. Maximum cable resistance on VCC, GND should be 150m ohm.
3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.





Quanta Computer Inc.

PROJECT : R03/V03


Size	Document Number	Rev
	FLASH / RTC	2A
Date:	Monday, January 24, 2011	Sheet 27 of 42

Touch Pad




Key board illumination


+KB_LED power trace width >10 mil



KEYBOARD CONNECTOR




Biometric Finger Printer




Quanta Computer Inc.



PROJECT : R03/V03




MB to LED Board conn




3VALW ON POWER LOGIC



PWR button board form UM7



Instant ON function





Quanta Computer Inc.


PROJECT : R03/V03

Size	Document Number	Rev
	PWR SW/LED	2A
Date:	Monday, January 24, 2011	Sheet 30 of 42





FAN CONTROL



ADDR_SEL
HIGH: 0101 110xb
OPN: 0111 101xb
GND: 0101 111xb





SHDN_SEL
HIGH: External Diode 2 Mode
OPN: AMD CPU/Diode Mode
GND: Intel Transistor Mode




Quanta Computer Inc.
PROJECT : R03/V03



Size	Document Number	Rev
	FAN & THERMAL	2A
Date:	Monday, January 24, 2011	Sheet 31 of 42







=OD
 Diode+ PU 3V_ALW
 PU 5V_ALW2





CPU bracket
H10 Intel-cpu-bkt2
Intel-cpu-bkt2



H6, H11 on the button side








Continuous current : 11A
R_{ds(on)} : 18mohm

+VCHGR
Fs=400K
Max : 4.7A
6 Cell / 48W
9 Cell / 90W

+VCHGR
Control IC: ISL88731C
H/S MOSFET: A04496 , R_{ds(on)}=26mohm, PD:3.1W
L/S MOSFET: A04496 , R_{ds(on)}=26mohm, PD:3.1W
Inductor: 5.8uH +30% 5.5A SDSLL10D40F-5R8Y(TTA) , DCR=22mohm
Output Cap: 2*10U 25V(+10%,X6S,1206)




Adapter type	65W	90W
ADAPT_TRIP_SET	0	1
SETTING CURRENT	3.7A	5.6A


Quanta Computer Inc.
PROJECT : R03/V03

Size	Document Number	Rev
Date: Monday, January 24, 2011	Esheet	35 of 42

Charger (ISL88731C)

DC/DC +3V_ALW/+5V_ALW /+15V_ALW





VDDQ and VTT discharge control


MODE pin	Discharge mode
V5IN	No discharge
VDDQ	Tracking discharge
S4/GND	Non-tracking discharge

VDDQ output voltage selection

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	1.5V	VDDQSNS/2	DDR3
V5IN	1.8V	VDDQSNS/2	DDR2
FB Resistors	Adjusting	VDDQSNS/2	1.5V < VVDDQ < 3V

Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (H1-Z)
S4/S5	LO	LO	On (discharge)	Off (discharge)	Off (discharge)





Place these CAPS close to MOSFETS

+1.05V_PCH
 TDC : 13.5A
 OCP : 18.9A
 Frequency : 400KHz

+1.05V_PCH
 Control IC: RT8238A
 H/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W
 L/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W
 Inductor: 1UH +-30% 28A EPI1004H-1R0M-K01 (TTA) , DCR=4mohm
 Output Cap: 1*330U 2V ESR9


+1.8V_RUN
 TDC : 973mA
 OCP : 1.36A
 Frequency : 500KHz


 Quanta Computer Inc. PROJECT : R03/V03			Rev
			2A
Size	Document Number	+1.05V_PCH(RT8209A)	
Date:	Monday, January 24, 2011	Sheet	38 of 42



+VCCSA_CORE
TDC : 6A
OCP : 8.4A

+VCCSA	VCCSA_VID1
0.8V	High
0.9V	Low





 Quanta Computer Inc. PROJECT : R03/V03		Rev
		2A
Size	Document Number	
VCCSA (TPS51461)		
Date:	Monday, January 24, 2011	Sheet 39 of 42




SV 35W CPU
 VID1=1.05V
 IccMax=94A
 R_LL=1.9m ohm
 OCP=105A



SV VCCAXG
 VID1=1.28V
 IccMax=24A
 R_LL=4.6m ohm
 OCP=30A

	Quad Core	Dual Core
PC37	CH747RM8807	CH733RM8819
PR47	NC	CS00002JB38
PR48	NC	CS00002JB38
PR114	CS01002FB21	NC
PC40	CH3662K9B05	CS00002JB38
PR25	CS26982FB01	NC
PR17	CS32152FB17	CS31242FB13
PR123	CS37322FB14	CS34122FB19
PR16	CS41053P919	NC
PR117	CS32402FB15	CS32492FB16
PR2, PC37, PR67, PC103, PU2, PU3, PQ10, PQ19, PC16, PC18, PC122, PC22, PC29, PR15, PL4, PC44	Keep currently design	NC



IGPU Power





Function	IC	SMBus Address
Clock GEN	SLG8SP585VTR RTM875N-632	11010010 (D2h)
DDR3	DIMM0 DIMM1	A0 A4
VGA	NI1P	9E
Thermal IC	EMC1422	1001 100xb (4Ch)
VGA Thermal	ADM1032-2	1001 101xb (4Dh)
Charge IC	BQ24765RUVR	0b0001001x (0x12)
Battery	Battery	16h
Fall Sensor	DE351DLTR	0011 10xxb
XDP	XDP	Master
WLAN	WLAN Module	X