

DR2 17.3" Schematics Document

uFCPGA Mobile Penryn

Intel Cantiga-GM + ICH9M

2009-05-18

REV : -1

DY : Nopop Component

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5

ICH9 Integrated pull-ups and pull-down Resistors

ICH9 EDS 642879 Rev.1.5

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 Rev.0.5

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/PCIE Port Config1 bit1, Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC (Config Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of PRC.PC (Config Registers: Offset 224h).
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of PRC.PC2 (Config Registers: Offset 224h).
GPIO20	Reserved.	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK.	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space) Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disable. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28: Function 0:Offset D8).
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/HDA_DOCK_EN#	Flash Descriptor Security Override Strap. Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller.
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (Default)
CFG9	PCIE Graphics Lane	0 = Reserved Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in Order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disable (Default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enable (Note 3) 11 = Disabled (Default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: (3->0, 2->1, 1->2 and 0->3) DMI x2 mode [MCH->ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIE are operating simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN
LANE5	New Card

USB Table






USB	
Pair	Device
0	USB1
1	USB2
2	USB3
3	RESERVED
4	MINI CARD
5	RESERVED
6	BLUETOOTH
7	NEW CARD
8	RESERVED
9	RESERVED
10	Card Reader
11	CAMERA

<http://hobi-elektronika.net>




1st

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		Table of Content	
Size	Document Number	Rev	
Custom	DR2 17" UMA	-1	
Date:	Monday, May 18, 2009	Sheet	3 of 59


SSID = CLOCK



Main source: 71.08513.003 (SLG8SP513VTR)
 2nd source: 71.00875.C03 (RTM875N-606-VD-GRT)
 3rd source:
 Co-layout Ref: 71.09355.B03 (ICS9LPRS355BKLFT)



SEL2	SEL1	SELO	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M



<http://hobi-elektronika.net>

1st


DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File: **Clock Generator SLG8SP513VTR**

Size: Custom Document Number: **DR2 17" UMA** Rev: **1**


Date: Monday, May 18, 2009 Sheet 4 of 59

SSID = CPU




H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil

H_THRMTRIP# should connect to
ICH9 and MCH without T-ing.




H_DINV#[3..0] <<>> H_DINV#[3..0] 8
 H_DSTBN#[3..0] <<>> H_DSTBN#[3..0] 8
 H_DSTBP#[3..0] <<>> H_DSTBP#[3..0] 8
 H_D# [63..0] <<>> H_D#[63..0] 8

U41B 2 OF 4







Layout notes
 Z = 55 Ohm 0.5" MAX for CPU_GTLREF0



Layout Note:
 Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".
 Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".

Route the CPU_TEST3 and CPU_TEST5 signals through a ground referenced Zo = 55-ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.



HOST

1st


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cantiga-HOST(1/6)**



Size	Document Number	Rev
Custom	DR2 17" UMA	-1
Date:	Monday, May 18, 2009	Sheet 8 of 59

* is current setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	ITPM enable	ITPM disable *
CFG 7	TLS cipher suite with no confidentiality	TLS cipher suite with confidentiality *
CFG 9	PCIe GFX lane reversed	PCIe GFX lane numbered in order *
CFG 10	PCIe loopback enable	PCIe loopback disable *
CFG 12	ALLZ mode enable	ALLZ mode disable *
CFG 13	XOR mode enable	XOR mode disable *
CFG 16	FSB dynamic ODT disable	FSB Dynamic ODT enable *
CFG 19	Normal operation *	Reverse DMI lanes
DMI Lane Reserved		
CFG 20	Only PCIe or SDVO is operational *	PCIe and SDVO are operating simultaneously via the PEG port
SDVO concurrent with PCIe		
SDVO_CTRLDATA	SDVO interface disable *	SDVO interface enable
L_DDC_DATA	LFP disable *	LFP card present
DDPC_CTRLDATA	SDVO/iHDMI/DP interface disabled *	SDVO/iHDMI/DP interface enabled



- M36 RESERVED#M36
- N36 RESERVED#N36
- R33 RESERVED#R33
- T33 RESERVED#T33
- AH9 RESERVED#AH9
- AH10 RESERVED#AH10
- AH12 RESERVED#AH12
- AH13 RESERVED#AH13
- K12 RESERVED#K12
- AL34 RESERVED#AL34
- AK34 RESERVED#AK34
- AN35 RESERVED#AN35
- AM35 RESERVED#AM35
- T24 RESERVED#T24
- B31 RESERVED#B31
- B2 RESERVED#B2
- M1 RESERVED#M1
- AY21 RESERVED#AY21
- BG23 RESERVED#BG23
- BF23 RESERVED#BF23
- BH18 RESERVED#BH18
- BF18 RESERVED#BF18
- BG23 RESERVED#BG23
- BF23 RESERVED#BF23
- BH18 RESERVED#BH18
- BF18 RESERVED#BF18
- AV42 RESERVED#AV42
- AR36 RESERVED#AR36
- BF17 RESERVED#BF17
- BC36 RESERVED#BC36
- B38 RESERVED#B38
- A38 RESERVED#A38
- E41 RESERVED#E41
- F41 RESERVED#F41
- F43 RESERVED#F43
- E43 RESERVED#E43
- AE41 RESERVED#AE41
- AE37 RESERVED#AE37
- AE47 RESERVED#AE47
- AH39 RESERVED#AH39
- AE40 RESERVED#AE40
- AE38 RESERVED#AE38
- AE48 RESERVED#AE48
- AH40 RESERVED#AH40
- AE35 RESERVED#AE35
- AE43 RESERVED#AE43
- AE46 RESERVED#AE46
- AH42 RESERVED#AH42
- AD35 RESERVED#AD35
- AE44 RESERVED#AE44
- AF46 RESERVED#AF46
- AH43 RESERVED#AH43
- B33 RESERVED#B33
- B32 RESERVED#B32
- G33 RESERVED#G33
- E33 RESERVED#E33
- C34 RESERVED#C34
- AH37 RESERVED#AH37
- AH36 RESERVED#AH36
- AN36 RESERVED#AN36
- AJ35 RESERVED#AJ35
- AH34 RESERVED#AH34
- N28 RESERVED#N28
- M28 RESERVED#M28
- G36 RESERVED#G36
- E36 RESERVED#E36
- K36 RESERVED#K36
- H36 RESERVED#H36
- B12 RESERVED#B12
- B28 RESERVED#B28
- B30 RESERVED#B30
- B29 RESERVED#B29
- C29 RESERVED#C29
- A28 RESERVED#A28
- A47 RESERVED#A47



http://hobi-elstronika.net

1st

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Cantiga-DMI/CFG(2/6)**

Size: Document Number
Customer: **DR2 17" UMA**

Date: Monday, May 18, 2009 Sheet 9 of 99

14 M_A_DQ[63..0] <<< M_A_DQ[63..0]

U52D		4 OF 10	
M_A_DQ0	AJ38	SA_DQ_0	
M_A_DQ1	AJ41	SA_DQ_1	
M_A_DQ2	AN38	SA_DQ_2	
M_A_DQ3	AM38	SA_DQ_3	
M_A_DQ4	AJ36	SA_DQ_4	
M_A_DQ5	AJ40	SA_DQ_5	
M_A_DQ6	AM44	SA_DQ_6	
M_A_DQ7	AM42	SA_DQ_7	
M_A_DQ8	AN43	SA_DQ_8	
M_A_DQ9	AN44	SA_DQ_9	
M_A_DQ10	AU40	SA_DQ_10	
M_A_DQ11	AT38	SA_DQ_11	
M_A_DQ12	AN41	SA_DQ_12	
M_A_DQ13	AN39	SA_DQ_13	
M_A_DQ14	AU44	SA_DQ_14	
M_A_DQ15	AU42	SA_DQ_15	
M_A_DQ16	AV39	SA_DQ_16	
M_A_DQ17	AY44	SA_DQ_17	
M_A_DQ18	BA40	SA_DQ_18	
M_A_DQ19	BD43	SA_DQ_19	
M_A_DQ20	AV41	SA_DQ_20	
M_A_DQ21	AY43	SA_DQ_21	
M_A_DQ22	BB41	SA_DQ_22	
M_A_DQ23	BC40	SA_DQ_23	
M_A_DQ24	AY37	SA_DQ_24	
M_A_DQ25	BD38	SA_DQ_25	
M_A_DQ26	AV37	SA_DQ_26	
M_A_DQ27	AT36	SA_DQ_27	
M_A_DQ28	AY38	SA_DQ_28	
M_A_DQ29	BB38	SA_DQ_29	
M_A_DQ30	AV36	SA_DQ_30	
M_A_DQ31	AW36	SA_DQ_31	
M_A_DQ32	BD13	SA_DQ_32	
M_A_DQ33	AU11	SA_DQ_33	
M_A_DQ34	BC11	SA_DQ_34	
M_A_DQ35	BA12	SA_DQ_35	
M_A_DQ36	AU13	SA_DQ_36	
M_A_DQ37	AV13	SA_DQ_37	
M_A_DQ38	BD12	SA_DQ_38	
M_A_DQ39	BC12	SA_DQ_39	
M_A_DQ40	BB9	SA_DQ_40	
M_A_DQ41	BA9	SA_DQ_41	
M_A_DQ42	AU10	SA_DQ_42	
M_A_DQ43	AV9	SA_DQ_43	
M_A_DQ44	AY9	SA_DQ_44	
M_A_DQ45	BD9	SA_DQ_45	
M_A_DQ46	AY8	SA_DQ_46	
M_A_DQ47	BA6	SA_DQ_47	
M_A_DQ48	AV5	SA_DQ_48	
M_A_DQ49	AV7	SA_DQ_49	
M_A_DQ50	AT9	SA_DQ_50	
M_A_DQ51	AN8	SA_DQ_51	
M_A_DQ52	AU5	SA_DQ_52	
M_A_DQ53	AU6	SA_DQ_53	
M_A_DQ54	AT5	SA_DQ_54	
M_A_DQ55	AN10	SA_DQ_55	
M_A_DQ56	AM11	SA_DQ_56	
M_A_DQ57	AM5	SA_DQ_57	
M_A_DQ58	AJ8	SA_DQ_58	
M_A_DQ59	AJ8	SA_DQ_59	
M_A_DQ60	AN12	SA_DQ_60	
M_A_DQ61	AM13	SA_DQ_61	
M_A_DQ62	AJ11	SA_DQ_62	
M_A_DQ63	AJ12	SA_DQ_63	

DDR SYSTEM MEMORY A

U52D		4 OF 10	
SA_BS_0	BD21	M_A_BS#0	14
SA_BS_1	BG18	M_A_BS#1	14
SA_BS_2	AT25	M_A_BS#2	14
SA_RAS#	BB20	M_A_RAS#	14
SA_CAS#	BD20	M_A_CAS#	14
SA_WE#	AY20	M_A_WE#	14
SA_DM_0	AM37	M_A_DM[7..0]	14
SA_DM_1	AT41	M_A_DM[7..0]	14
SA_DM_2	AY41	M_A_DM[7..0]	14
SA_DM_3	AU39	M_A_DM[7..0]	14
SA_DM_4	BB12	M_A_DM[7..0]	14
SA_DM_5	AY6	M_A_DM[7..0]	14
SA_DM_6	AT7	M_A_DM[7..0]	14
SA_DM_7	AJ5	M_A_DM[7..0]	14
SA_DQS_0	AJ44	M_A_DQS[7..0]	14
SA_DQS_1	AT44	M_A_DQS[7..0]	14
SA_DQS_2	BA43	M_A_DQS[7..0]	14
SA_DQS_3	BC37	M_A_DQS[7..0]	14
SA_DQS_4	AW12	M_A_DQS[7..0]	14
SA_DQS_5	BC8	M_A_DQS[7..0]	14
SA_DQS_6	AU8	M_A_DQS[7..0]	14
SA_DQS_7	AM7	M_A_DQS[7..0]	14
SA_DQS#_0	AJ43	M_A_DQS#0	14
SA_DQS#_1	AT43	M_A_DQS#1	14
SA_DQS#_2	BA44	M_A_DQS#2	14
SA_DQS#_3	BD37	M_A_DQS#3	14
SA_DQS#_4	AY12	M_A_DQS#4	14
SA_DQS#_5	BD8	M_A_DQS#5	14
SA_DQS#_6	AU8	M_A_DQS#6	14
SA_DQS#_7	AM6	M_A_DQS#7	14
SA_MA_0	BA21	M_A_A[14..0]	14
SA_MA_1	BC24	M_A_A[14..0]	14
SA_MA_2	BG24	M_A_A[14..0]	14
SA_MA_3	BH24	M_A_A[14..0]	14
SA_MA_4	BG25	M_A_A[14..0]	14
SA_MA_5	BA24	M_A_A[14..0]	14
SA_MA_6	BD24	M_A_A[14..0]	14
SA_MA_7	BG27	M_A_A[14..0]	14
SA_MA_8	BF25	M_A_A[14..0]	14
SA_MA_9	AW24	M_A_A[14..0]	14
SA_MA_10	BC21	M_A_A[14..0]	14
SA_MA_11	BG26	M_A_A[14..0]	14
SA_MA_12	BH26	M_A_A[14..0]	14
SA_MA_13	BH17	M_A_A[14..0]	14
SA_MA_14	AY25	M_A_A[14..0]	14

CANTIGA-GM-GP-U-NF

15 M_B_DQ[63..0] <<< M_B_DQ[63..0]

U52E		5 OF 10	
M_B_DQ0	AK47	SB_DQ_0	
M_B_DQ1	AH46	SB_DQ_1	
M_B_DQ2	AP47	SB_DQ_2	
M_B_DQ3	AP46	SB_DQ_3	
M_B_DQ4	AJ46	SB_DQ_4	
M_B_DQ5	AJ48	SB_DQ_5	
M_B_DQ6	AM48	SB_DQ_6	
M_B_DQ7	AP48	SB_DQ_7	
M_B_DQ8	AJ47	SB_DQ_8	
M_B_DQ9	AJ46	SB_DQ_9	
M_B_DQ10	BA48	SB_DQ_10	
M_B_DQ11	AY48	SB_DQ_11	
M_B_DQ12	AT47	SB_DQ_12	
M_B_DQ13	AR47	SB_DQ_13	
M_B_DQ14	BA47	SB_DQ_14	
M_B_DQ15	BC47	SB_DQ_15	
M_B_DQ16	BC46	SB_DQ_16	
M_B_DQ17	BC44	SB_DQ_17	
M_B_DQ18	BG43	SB_DQ_18	
M_B_DQ19	BF43	SB_DQ_19	
M_B_DQ20	BE45	SB_DQ_20	
M_B_DQ21	BC41	SB_DQ_21	
M_B_DQ22	BF40	SB_DQ_22	
M_B_DQ23	BF41	SB_DQ_23	
M_B_DQ24	BG38	SB_DQ_24	
M_B_DQ25	BF38	SB_DQ_25	
M_B_DQ26	BH35	SB_DQ_26	
M_B_DQ27	BG35	SB_DQ_27	
M_B_DQ28	BH40	SB_DQ_28	
M_B_DQ29	BG39	SB_DQ_29	
M_B_DQ30	BG34	SB_DQ_30	
M_B_DQ31	BH34	SB_DQ_31	
M_B_DQ32	BH14	SB_DQ_32	
M_B_DQ33	BG12	SB_DQ_33	
M_B_DQ34	BH11	SB_DQ_34	
M_B_DQ35	BG8	SB_DQ_35	
M_B_DQ36	BH12	SB_DQ_36	
M_B_DQ37	BF11	SB_DQ_37	
M_B_DQ38	BF8	SB_DQ_38	
M_B_DQ39	BF7	SB_DQ_39	
M_B_DQ40	BC5	SB_DQ_40	
M_B_DQ41	BC6	SB_DQ_41	
M_B_DQ42	AY3	SB_DQ_42	
M_B_DQ43	AY11	SB_DQ_43	
M_B_DQ44	BF6	SB_DQ_44	
M_B_DQ45	BF5	SB_DQ_45	
M_B_DQ46	BA1	SB_DQ_46	
M_B_DQ47	BD3	SB_DQ_47	
M_B_DQ48	AV2	SB_DQ_48	
M_B_DQ49	AU3	SB_DQ_49	
M_B_DQ50	AR3	SB_DQ_50	
M_B_DQ51	AN2	SB_DQ_51	
M_B_DQ52	AY2	SB_DQ_52	
M_B_DQ53	AV1	SB_DQ_53	
M_B_DQ54	AP3	SB_DQ_54	
M_B_DQ55	AR1	SB_DQ_55	
M_B_DQ56	AL1	SB_DQ_56	
M_B_DQ57	AL2	SB_DQ_57	
M_B_DQ58	AJ1	SB_DQ_58	
M_B_DQ59	AH1	SB_DQ_59	
M_B_DQ60	AM2	SB_DQ_60	
M_B_DQ61	AM3	SB_DQ_61	
M_B_DQ62	AH3	SB_DQ_62	
M_B_DQ63	AJ3	SB_DQ_63	

DDR SYSTEM MEMORY B

U52E		5 OF 10	
SB_BS_0	BC16	M_B_BS#0	15
SB_BS_1	BB17	M_B_BS#1	15
SB_BS_2	BB33	M_B_BS#2	15
SB_RAS#	AU17	M_B_RAS#	15
SB_CAS#	BG16	M_B_CAS#	15
SB_WE#	BF14	M_B_WE#	15
SB_DM_0	AM47	M_B_DM[7..0]	15
SB_DM_1	AY47	M_B_DM[7..0]	15
SB_DM_2	BD40	M_B_DM[7..0]	15
SB_DM_3	BF35	M_B_DM[7..0]	15
SB_DM_4	BG11	M_B_DM[7..0]	15
SB_DM_5	BA3	M_B_DM[7..0]	15
SB_DM_6	AP1	M_B_DM[7..0]	15
SB_DM_7	AK2	M_B_DM[7..0]	15
SB_DQS_0	AL47	M_B_DQS[7..0]	15
SB_DQS_1	AV48	M_B_DQS[7..0]	15
SB_DQS_2	BG41	M_B_DQS[7..0]	15
SB_DQS_3	BG37	M_B_DQS[7..0]	15
SB_DQS_4	BH9	M_B_DQS[7..0]	15
SB_DQS_5	BB2	M_B_DQS[7..0]	15
SB_DQS_6	AU1	M_B_DQS[7..0]	15
SB_DQS_7	AN6	M_B_DQS[7..0]	15
SB_DQS#_0	AL46	M_B_DQS#0	15
SB_DQS#_1	AV47	M_B_DQS#1	15
SB_DQS#_2	BH41	M_B_DQS#2	15
SB_DQS#_3	BH37	M_B_DQS#3	15
SB_DQS#_4	BG9	M_B_DQS#4	15
SB_DQS#_5	BC2	M_B_DQS#5	15
SB_DQS#_6	AT2	M_B_DQS#6	15
SB_DQS#_7	AN5	M_B_DQS#7	15
SB_MA_0	AV17	M_B_A[14..0]	15
SB_MA_1	BA25	M_B_A[14..0]	15
SB_MA_2	BC25	M_B_A[14..0]	15
SB_MA_3	AU25	M_B_A[14..0]	15
SB_MA_4	AW25	M_B_A[14..0]	15
SB_MA_5	BB28	M_B_A[14..0]	15
SB_MA_6	AU28	M_B_A[14..0]	15
SB_MA_7	AW28	M_B_A[14..0]	15
SB_MA_8	AT33	M_B_A[14..0]	15
SB_MA_9	BD33	M_B_A[14..0]	15
SB_MA_10	BB16	M_B_A[14..0]	15
SB_MA_11	AW33	M_B_A[14..0]	15
SB_MA_12	AY33	M_B_A[14..0]	15
SB_MA_13	BH15	M_B_A[14..0]	15
SB_MA_14	AU33	M_B_A[14..0]	15

CANTIGA-GM-GP-U-NF





1st

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Cantiga-DDR(3/6)

Title	Document Number	Rev
Customer	DR2 17" UMA	-1
Date: Monday, May 18, 2009	Sheet 10 of	59

SSID = MEMORY



M B A0	102	A0	M B DOS0	13	M B DOS0
M B A1	101	A1	DOS1	51	M B DOS1
M B A2	100	A2	DOS2	70	M B DOS2
M B A3	99	A3	DOS3	131	M B DOS3
M B A4	98	A4	DOS4	148	M B DOS4
M B A5	97	A5	DOS5	169	M B DOS5
M B A6	94	A6	DOS6	188	M B DOS6
M B A7	92	A7	DOS7	11	M B DOS7
M B A8	93	A8	DOS0#	29	M B DOS0#
M B A9	91	A9	DQS1#	49	M B DOS1#
M B A10	105	A10/AP	DQS2#	68	M B DOS2#
M B A11	90	A11	DQS3#	88	M B DOS3#
M B A12	89	A12	DQS4#	129	M B DOS4#
M B A13	116	A13	DQS5#	146	M B DOS5#
M B A14	84	A14	DQS6#	167	M B DOS6#
M B BS#2	85	A15	DQS7#	186	M B DOS7#
M B BS#0	107	BA0	DM0	10	M B DM0
M B BS#1	106	BA1	DM1	26	M B DM1
M B DQ0	5	DQ0	DM2	52	M B DM2
M B DQ1	7	DQ1	DM3	67	M B DM3
M B DQ2	17	DQ2	DM4	130	M B DM4
M B DQ3	19	DQ3	DM5	147	M B DM5
M B DQ4	4	DQ4	DM6	170	M B DM6
M B DQ5	6	DQ5	DM7	185	M B DM7
M B DQ6	14	DQ6	CK0	30	M CLK DDR2
M B DQ7	16	DQ7	DQ5	32	M CLK DDR2 9
M B DQ8	23	DQ8	CK0#	164	M CLK DDR#2
M B DQ9	25	DQ9	CK1	166	M CLK DDR3
M B DQ10	35	DQ10	CK1#	166	M CLK DDR#3 9
M B DQ11	37	DQ11	SA0	198	1 R57 2 0R0402-PAD
M B DQ12	20	DQ12	SA1	200	1 R54 2 0R0402-PAD
M B DQ13	20	DQ13	VDD_SPD	199	1 3.3V_RUN
M B DQ14	36	DQ14	VDD	81	1 1.8V_SUS
M B DQ15	38	DQ15	VDD	82	
M B DQ16	43	DQ16	VDD	87	
M B DQ17	45	DQ17	VDD	88	
M B DQ18	55	DQ18	VDD	95	
M B DQ19	57	DQ19	VDD	96	
M B DQ20	44	DQ20	VDD	103	
M B DQ21	46	DQ21	VDD	104	
M B DQ22	56	DQ22	VDD	111	
M B DQ23	58	DQ23	VDD	112	
M B DQ24	61	DQ24	VDD	117	
M B DQ25	63	DQ25	VDD	118	
M B DQ26	73	DQ26	VSS	2	
M B DQ27	75	DQ27	VSS	3	
M B DQ28	62	DQ28	VSS	8	
M B DQ29	64	DQ29	VSS	9	
M B DQ30	74	DQ30	VSS	12	
M B DQ31	76	DQ31	VSS	15	
M B DQ32	123	DQ32	VSS	18	
M B DQ33	125	DQ33	VSS	21	
M B DQ34	135	DQ34	VSS	24	
M B DQ35	137	DQ35	VSS	27	
M B DQ36	124	DQ36	VSS	28	
M B DQ37	126	DQ37	VSS	31	
M B DQ38	134	DQ38	VSS	34	
M B DQ39	136	DQ39	VSS	39	
M B DQ40	141	DQ40	VSS	41	
M B DQ41	143	DQ41	VSS	42	
M B DQ42	153	DQ42	VSS	47	
M B DQ43	140	DQ43	VSS	48	
M B DQ44	142	DQ44	VSS	53	
M B DQ45	152	DQ45	VSS	54	
M B DQ46	154	DQ46	VSS	59	
M B DQ47	157	DQ47	VSS	60	
M B DQ48	158	DQ48	VSS	62	
M B DQ49	159	DQ49	VSS	66	
M B DQ50	173	DQ50	VSS	71	
M B DQ51	175	DQ51	VSS	72	
M B DQ52	156	DQ52	VSS	77	
M B DQ53	160	DQ53	VSS	78	
M B DQ54	174	DQ54	VSS	121	
M B DQ55	176	DQ55	VSS	122	
M B DQ56	179	DQ56	VSS	127	
M B DQ57	181	DQ57	VSS	128	
M B DQ58	189	DQ58	VSS	132	
M B DQ59	191	DQ59	VSS	138	
M B DQ60	180	DQ60	VSS	139	
M B DQ61	182	DQ61	VSS	144	
M B DQ62	192	DQ62	VSS	145	
M B DQ63	194	DQ63	VSS	149	
NC#50	50	NC#50	VSS	150	
NC#69	69	NC#69	VSS	155	
NC#83	83	NC#83	VSS	156	
NC#120	120	NC#120	VSS	161	
NC#163/TEST	163	NC#163/TEST	VSS	162	
M_CS2#	110	CS0#	VSS	165	
M_CS3#	115	CS1#	VSS	168	
M_CKE2	79	CKE0	VSS	171	
M_CKE3	80	CKE1	VSS	172	
M_B_RAS#	108	RAS#	VSS	177	
M_B_CAS#	113	CAS#	VSS	178	
M_B_WE#	109	WE#	VSS	183	
ICH_SMBCLK	197	SCL	VSS	184	
ICH_SMBDATA	195	SDA	VSS	187	
M_ODT2	114	ODT0	VSS	190	
M_ODT3	119	ODT1	VSS	193	
VREF	1	VREF	VSS	196	
GND	201	GND	VSS	202	



1st

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




















File: **DDR2-SODIMM SLOT2**

Size: Custom Document Number: **DR2 17" UMA**

Date: Monday, May 18, 2009 Sheet 15 of 59

SSID = ICH

5 OF 6



BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC (Default)


Al6 swap override strap
low = Al6 swap override enable
high = default

USB Pair	Device
0	USB1
1	USB2
2	USB3
3	RESERVED
4	MINI CARD
5	RESERVED
6	BLUETOOTH
7	NEW CARD
8	RESERVED
9	RESERVED
10	Card Reader
11	CAMERA

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

File: **ICH9-PCI/PCIE/DMI/USB/GND(1/4)**
Size: Document Number
Cusom: **DR2 17" UMA** Rev: 1
Date: Monday, May 18, 2009 Sheet: 16 of 59

SSID = ICH




- 22 ICH_AZ_CODECLK
- 22 ICH_AZ_CODECLK_SYNC
- 22 ICH_AZ_CODECLK_RST#
- 22 ICH_SDOUT_CODECLK

Place within 500 mil of SB.

Placed Within 500 mil from SB.

- HDD**
- ODD**

Integrated VccSus1_05, VccSus1_5, VccCL1_5	
INTVRMEN	High=Enable Low=Disable
Integrated VccLan1_05VccCL1_05	
LAN100_SLP	High=Enable Low=Disable



1st








DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **ICH9-LAN/HDA/SATA/LPC(2/4)**

Size: Custom Document Number: **DR2 17" UMA** Rev: **1**

Date: Monday, May 18, 2009 Sheet 17 of 59

SSID = ICH



1st


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **ICH9-GPIO/PM/CL(3/4)**

Size: Custom Document Number: **DR2 17" UMA**

Date: Monday, May 18, 2009 Sheet 18 of 59

SSID = LOM



<http://hobi-elektronika.net>


1st

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


File: **LAN Marvell-88E8040**

Size	Document Number	Rev
Custom	Roberts	1
Date: Monday, May 18, 2009	Sheet 20 of	59






SSID = SDIO



Please close to pin8.




- 37 XD_CD#
- 37 SD_WP
- 37 SD_CD#
- 37 XD_D4/SD_DAT1
- 37 XD_D5/MS_BS
- 37 XD_D3/MS_D1
- 37 SD_DAT0/XD_D6/MS_D0
- 37 XD_D2/MS_D2
- 37 MS_INS#
- 37 XD_D7/MS_D3
- 37 SD_CLK/XD_D1/MS_CLK
- 37 XD_D0
- 37 XD_WP#
- 37 XD_RDY
- 37 SD_DAT3/XD_WE#
- 37 SD_DAT2/XD_RE#
- 37 XD_ALE
- 37 XD_CEP#
- 37 XD_CLE



Power mode select

No staff R and C for power saving mode.



<http://hobi-elektronika.net>

1st

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **RTS5158E**

Size: Custom Document Number
Date: Monday, May 18, 2009



Sheet: 21 of 59

Rev: **-1**
DR2 17" UMA

SSID = AUDIO



Azalia I/F EMI



<http://hobi-elektronika.net>


1st

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File: **AUDIO CODEC 92HD71B7**

Size	Document Number	Rev
Custom	DR2 17" UMA	1
Date:	Monday, May 18, 2009	Sheet 22 of 59


SSID = AUDIO



Signal inverter for speaker shutdown




GAIN SETTING



GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

	Main source	Second source
	TPA6040A (74.06040.013)	MAX9789A (74.09789.013)
R486	100K	No ASM
R483	No ASM	0 Ohm
R469	No ASM	0 Ohm
R286	No ASM	100K
C535	0.033uF	No ASM
C566	0.033uF	No ASM
C565	1uF	No ASM
C567	No ASM	0.1uF
C564	10uF	2.2uF
C557	10uF	2.2uF




1st

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **AUDIO AMP/SPEAKER**

Size: Custom Document Number: **DR2 17" UMA** Rev: 1

Date: Monday, May 18, 2009 Sheet: 23 of 59



SSID = Thermal



<http://hobi-elektronika.net>


1st

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File: **Thermal/Fan Controller EMC2102**

Size	Document Number	Rev
Custom	DR2 17" UMA	1
Date:	Monday, May 18, 2009	Sheet 25 of 59

SSID = Charger



Adaptor In Soft-Start Circuit

<http://hobi-elektronika.net>



1st

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


File: **CHARGER MAX8731**

Size	Document Number	Rev
Custom	DR2 17" UMA	1
Date: Monday, May 18, 2009	Sheet 26 of	59




SSID = PWR.Plane.Regulator_3p3v5v



4/14 modify.
Add RC circuit for power sequence.



No Install for ISL6236
Install 10 ohm for MAX8778



$Vout2 = Vref (Rrefin_top / Rrefin_bottom + 1)$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 3.3UH PCMC063T3R3MN CYNTEC DCR 28-30mohm Isat =13.5Arms 68.3R310.20A
O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 150U 6.3V PSLB20J157M(45) 45mOhm 1.374Arms NEC_TOKIN/77.C1571.09L
H/S: IRF8707 SO-8/ 14.2mohm/17.5mohm@4.5Vgs/ 84.08707.037
L/S: FDS4712 SO-8/ 15mohm/18mohm@4.5Vgs/ 84.04712.037

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 3.3UH PCMC063T3R3MN CYNTEC DCR 28-30mohm Isat =13.5Arms 68.3R310.20A
O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 150U 6.3V PSLB20J157M(45) 45mOhm 1.374Arms NEC_TOKIN/77.C1571.09L
H/S: IRF8707 SO-8/ 14.2mohm/17.5mohm@4.5Vgs/ 84.08707.037
L/S: FDS4712 SO-8/ 15mohm/18mohm@4.5Vgs/ 84.04712.037


SKIPSEL	GND	Open/REF (2V)	High (VCC or 3.3V)
Operating Mode	pulse-skipping mode	ultrasonic mode	forced-PWM operation

TONSEL	GND	Open (REF)	High (VCC)
CH1 Freq	400kHz	400kHz	200kHz
CH2 Freq	500kHz	300kHz	300kHz


LDOREFIN	GND	VCC	VLDOREFIN = 0.5V
Operating Mode	4.90/5.0/5.10	3.23/3.3/3.37	0.96/1.0/1.04

REFIN2	5V	RTC (3.3V)
Operating Mode	3.25/3.3/3.37/3.45/3.5	0.96/1.0/1.04

<http://mobi-elektronika.net>



SSID = CPU.Regulator



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36UH PCMC104T-R36MN1R05J CYNTEC DCR 1.05 (+5%~-5%) mohm
 Isat =60Arms 68.R3610.20C
 O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
 H/S: AOL1426 PowerPAK/ 10.2mohm/12.5mOhm@4.5Vgs/84.01426.037
 L/S: AOL1412 PowerPAK/ 3.8mohm/4.65mOhm@4.5Vgs/ 84.01412.037




1st

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File: **CPU VCORE POWER(2/2)**

Size	Document Number	Rev
Custom	DR2 17" UMA	1
Date: Monday, May 18, 2009	Sheet 29	of 59

SSID = PWR.Plane.Regulator_1p05v



1st

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File: **DC to DC 1.05V**

Size: Custom Document Number: **DR2 17" UMA**

Date: Monday, May 18, 2009 Sheet 30 of 59

SSID = PWR.Plane.Regulator_lp5v

Change from +5V_RUN to +5V_ALW,
please confirm it is okay.



1st

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File: **DC to DC 1.5V**

Size: Custom Document Number: **DR2 17" UMA** Rev: **1**


Date: Monday, May 18, 2009 Sheet: 32 of 59

(Blanking)


1st

		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA Power			
Size	Document Number		Rev
Custom	DR2 17" UMA		1
Date:	Monday, May 18, 2009	Sheet	33 of 59

SSID = Reset.Suspend



Run Power



<http://hobi-elektronika.net>

1st

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.





File: **Power Plane Enable**

Size: Custom Document Number: **DR2 17" UMA** Rev: **1**

Date: Monday, May 18, 2009 Sheet: 34 of 59


SSID = VIDEO

LVDS CONNECTOR




SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER




1st

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title	LCD/Inverter Connector	
Size	Document Number	Rev
Custom	DR2 17" UMA	-1
Date: Monday, May 18, 2009	Sheet 35 of	59


SSID = SATA

SATA HDD Connector




SSID = SATA

ODD Connector





SSID = Thermal

Fan Connector




SSID = Wireless

Mini Card Connector(802.11a/b/g)




SSID = SDIO

SD/XD/MS Card Reader



SSID = User.Interface

ITP Connector



+1.05V_VCCP use Decoupling Capacitor close
ITP connector 100 mil (max)



DELL Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsichah, Taipei Hsien 221, Taiwan, R.O.C.

File: **MINICARD(WLAN)/SD/ITP CONN**

Size: Custom Document Number: **DR2 17" UMA** Rev: **-1**

Date: Monday, May 18, 2009 Sheet 37 of 59


(Blanking)

1st

		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MINICARD(WWAN)			
Size	Document Number		Rev
Custom	DR2 17" UMA		1
Date:	Monday, May 18, 2009	Sheet	38 of 59


(Blanking)

<http://hobi-elektronika.net>


1st	
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MINICARD(WPAN)	
Size	Document Number
Custom	DR2 17" UMA
Date: Monday, May 18, 2009	Sheet 39 of 59
Rev	
1	

SSID = AUDIO


Speaker Connector




MIC IN



Internal Microphone



LINE1 OUT



1st

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **Audio Jack**

Size: Custom Document Number: **DR2 17" UMA**


Date: Monday, May 18, 2009 Sheet 40 of 59 Rev 1

SSID = ExpressCard

Place them Near to Chip




- 1 PCIE_TXP5
- 1 PCIE_TXN5
- 1 PCIE_RXP5
- 1 PCIE_RXN5
- 1 CLK_PCIE_NEW#
- 1 +3.3V_ALW
- 1 LID_CLOSE#
- 1 CPUSS#
- 1 USB_PP7
- 1 USB_PN7
- 1 NEWCARD_CLKREQ#
- 1 +3.3V_CARD
- 1 PERST#
- 1 +3.3V_CARDAUX
- 1 PCIE_WAKE#
- 1 +1.5V_CARD
- 1 SMB_DATA
- 1 SMB_CLK



+1.5V_CARD Max. 650mA, Average 500mA.
 +3.3V_CARD Max. 1300mA, Average 1000mA
 +3.3V_CARDAUX Max. 275mA




New Card Connector



<http://hobi-elektronika.net>

SSID = User.Interface


Camera Connector



- 1 CAMERA_DET#
- 1 AUD_DMIC_CLK_G_R
- 1 AUD_DMIC_INO_R
- 1 +3.3V_CAMERA
- 1 USB_PN11
- 1 USB_PP11

SSID = User.Interface

Bluetooth Module conn.



- 1 USB_PP6
- 1 USB_PN6
- 1 BLUETOOTH_EN
- 1 WLAN_ACT
- 1 +3.3V_RUN

1st

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


File: **Bluetooth/CAM/New Card**

Size: Document Number
 Custom: **DR2 17" UMA**

Date: Monday, May 18, 2009 Sheet 41 of 59

SPI FLASH ROM (16M bits)

SSID = Flash.ROM




SSID = User.Interface

Power Dash Board to Board CONN




SSID = User.Interface

Power/Battery LED




SSID = RBATT

RTC Connector





SSID = User.Interface

Capacitive Button



SSID = USB

Right USB Port CONN



1st

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **USB**

Size: Custom Document Number: **DR2 17" UMA** Rev: **-1**

Date: Monday, May 18, 2009 Sheet: 43 of 59


SSID = KBC

Internal KeyBoard Connector




SSID = Touch.Pad

TouchPad Connector



For EMS



<http://hobi-elektronika.net>

1st

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **KeyBoard/Touch Pad**

Size	Document Number	Rev
Custom	DR2 17" UMA	1
Date: Monday, May 18, 2009	Sheet 44 of	59


SSID = LOM








SSID = VIDEO

(Blanking)

<http://hobi-elektronika.net>

1st

		Wistron Corporation	
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>			
Title			
LAN CONNECTOR / CRT			
Size	Document Number		Rev
Custom	DR2 17" UMA		1
Date:	Monday, May 18, 2009	Sheet	46 of 59





1st


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **MISC**


Size	Document Number	Rev
Custom	DR2 17" UMA	1
Date:	Monday, May 18, 2009	Sheet 47 of 59



ICH9M SMBus Block Diagram




KBC SMBus Block Diagram




GMCH

<http://hobi-elektronika.net>

Thermal Block Diagram



Audio Block Diagram




(Blanking)

<http://hobi-elektronika.net>

1st	
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
VGA-PCIE(1/4)	
Size	Document Number
Custom	DR2 17" UMA
Date: Monday, May 18, 2009	Sheet 51 of 59
Rev	
-1	

(Blanking)

1st

		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
VGA-VRAM(2/4)			
Size	Document Number		Rev
Custom	DR2 17" UMA		1
Date:	Monday, May 18, 2009	Sheet	52 of 59

(Blanking)

<http://hobi-elektronika.net>

1st	
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
VGA-HDMI/STRAP(3/4)	
Size	Document Number
Custom	DR2 17" UMA
Date: Monday, May 18, 2009	Sheet 53 of 59
Rev	
-1	

(Blanking)


1st

		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA-LVDS/TV/CRT/(4/4)			
Size	Document Number		Rev
Custom	DR2 17" UMA		1
Date:	Monday, May 18, 2009	Sheet	54 of 59

(Blanking)

<http://hobi-elektronika.net>

1st

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		VRAM
Size Custom	Document Number DR2 17" UMA	Rev 1
Date: Monday, May 18, 2009	Sheet 55 of	1 59

DATE	VERSON	NO	PAGE	Modified List	Issue Description	OWNER
06/03	X01	1	45	CN4 Pin.51 from +DC_IN change to GND.	CN4 Pin.51 should be ground.	EE
		2	24	Dummy R422	LID SW is push-pull type, no need pull high.	EE
		3	41	CAMERA1 conn reduce from 10 to 8 pin.	Follow camera design.	EE
		4	42	RTC1 CONN change p/n: 22.70031.001 to 62.70001.011.	Qty issue to change another.	EE
		5	46	Exchange H14 and H6 names.	Correction. H14 for mini card boss ; H6 is hole.	EE
06/05		6	42	Reverse LED1.	Correction. Amber for BAT_LED_B ; White for PWR_LED_B.	EE
		7	37,41	Remove CN5 and related circuit in page.41. Add dummy R: R493, R494, R495, R496, R497, R498, R499	Remove debug board connector. For debug mini card, change LPC Bus to mini card base. Set dummy res to avoid damaging MB or additional mini card.	EE
		8	37	Dummy R210, R211	For debug mini card. Set dummy res to avoid damaging MB or additional mini card.	EE
06/06		9	24	Dummy R150. Staff R151.	PCB Version for SB.	EE
		10	42	CN1 Pin.2 set to NC. Add R500 and dummy EC161.	Avoid shorting between KBC_PWRBTN# and GND. New R and C are for EMC pre-location.	EE
06/10		11	24	Dummy R406. Change R425, R422, R409, R406, R401, R404 to 100K ohm.	Dummy R406 for no keyboard detect function. R change to 100k for save power.	EE
		12	36	Update HDD symbol.	Update symbol and footprint for only SATA HDD. (no co-layout)	EE
		13	35-45	Change All TP near connectors to AFTP (ZZ.AFT30.101).	For AFTE test pad.	EE
06/12		14	04	Change C461 and C462 from 15pF to 12pF.	For X3 cap choice by report suggestion.	EE
		15	17	Change C520 and C522 from 15pF to 12pF.	For X4 cap choice by report suggestion.	EE
		16	24,42	Add 0 ohm R482 on EC_SPI_WP# and link to KBC/GPIO30. Change RN50 to 100k and Add R476 for EC_SPI_WP#.	KBC can control WP# of Flash ROM. R change to 100k for save power.	EE
		17	40	Change L19 and L20 to 68.00082.531.	For EMI.	EE
		18	45	Change M_RED to CN4 Pin.17 ; M_GREEN to CN4 Pin.21 ; M_BLUE to CN4 Pin.25. CN4 Pin.23 and Pin.27 to GND.	Avoiding noise to impact CRT signals.	EE
06/16		19	47	Add H20.	Add square GND for TP button holder touch.	EE
		20	42	Dummy CN2, R34.	Cap. button function is disable.	EE
06/17		21	47	Add dummy EC162, EC163, EC164. Add dummy EC165, EC166. Add dummy EC167, EC168, EC169.	For EMI.	EE
06/18		22	04	Change R216 to 22 ohm.	The same clock dirve to U25 and U34.	EE
06/19		23	44	Dummy EC110, EC104, EC107, EC102, EC105, EC103, EC109, EC112, EC127, EC125, EC129, EC123, EC118, EC116, EC114, EC121, EC119, EC115, EC111, EC113, EC120, EC130, EC128, EC126, EC124.	For EMI.	EE
		24	43	Short R26, R27.	No need 0 ohm R.	EE
		25	47	Add SW1.	ME request.	EE
		26	35	LCD1.38 link to GFX_PWR_SRC ; LCD1.37 set NC ; LCD1.35 link to +LCDVDD ; LCD1.34 link to +3.3V_RUN ; LCD1.33 link to LCD_BRIGHTNESS ; LCD1.32 to GND ; LCD1.31 link to LCD_CBL_DET#.	For LED backlight panel.	EE
		27	18	Dummy R179, R423.	SW check vender ID by SMBus.	EE
		28	24	Dummy R416, R418.	Cap. button function is disable.	EE
		29	40	Change LOUT1 and MIC1 to 22.10133.D01.	Change jack source.	EE
06/23		30	17,18	Dummy U25.B10 link R506 to GND; U25.C18 link R501 to GND; Dummy U25.C21 link R502 to GND; U25.C11 link R503 to GND; Dummy U25.AE18 link R504 to GND; U25.AF21 link R505 to GND. Dummy R421, R424.	Avoiding abnormal action in U25(ICH9-M).	EE
		31	25	Change R82 to 20K 1% ; Change R78 to 10K 1%.	For T8 shutdown is set 88 deg-C.	EE
06/27		32	47	Add dummy EC170, EC171, EC172, EC173, EC174.	For EMI.	EE
		33	42	Change U23 to 72.25X16.A01.	Better performance.	EE

DATE	VERSION	NO	PAGE	Modified List	Issue Description	OWNER		
07/30	X02	34	18	Staff R421, R424. (PT build cut-in)	Avoiding always issue interrupt event.	EE		
		35	23	Dummy R290 ; Staff R291. (PT build cut-in)	Adjust audio amp. gain value.	EE		
		36	20	Add dummy R507.	Add RUN power for LAN.	EE		
		37	21	Short R253, R254.	No need 0 ohm R.	EE		
		38	24	Staff R138, R150 ; Dummy R141, R151.	PCB Version for SC.	EE		
		39	35	Add R508 ; Change R359 to 49.9k ohm.	For LCD power sequence.	EE		
		40	22,23	Move C535 (Change 0.033uF), R472 to page.23. Remove C536 (Change 0.033uF), C542. Add R484 to gnd ; Add C566 for AUD_SET, C567 for AUD_BIAS. C565 for 6040 only.	For PC beep.	EE		
		41	36	Material change: HDD1	ME request.	EE		
		42	37	Material change: CARD1	ME request.	EE		
		43	47	Material change: SPR4	ME request.	EE		
08/06	X02	44	09	Add TP271 for U52/ SDVO_CTRLDATA.	TP.	EE		
		45	41	Short R79, R80.	No need 0 ohm R.	EE		
		46	04	Symbol change: U54.	For clock generator co-layout.	EE		
		47	-	Change to close line: R204, R200, R356, R139, R152, R408, R394, R390, R403, R402, R96, R120, R378, R360, R140, R373, R97, R405, R155, R154, R262, R266, R439, R265, R226, R269, R174, R175, R183, R432, R433, R434, R430, R431, R437, R191, R177, R270, R188, R436, R452, R259, R282, R250, R249, R467, R153, R81, R77.	No need 0 ohm R.	EE		
		48	24,32	Move R182 to page.24.	Movement.	EE		
		49	37	Short R428, R426 ; Add DY L21.	Pre-location for Minicard USB trace.	EE		
		08/07	X02	50	-	Short R139, R96 , R155, R154, R226, R174, R175, R432, R433.	No need 0 ohm R.	EE
				51	19	Staff C488.	For DMI.	EE
		08/11	X02	52	23	Use 2.2uF C564 and C557 for Maxim U62 IC.	For improving bobo sound.	EE
		08/15	X02	53	32	Material change: TC23. (DY)	Material issue.	EE
54	11			Material change: TC19, TC21.	Material issue.	EE		
09/02	A00	55	21	USB_PP10 for U34.5 ; USB_PN10 for U34.4. (ST build cut-in)	Schematic modification.	EE		
		56	24	Staff R151 ; Dummy R150.	PCB Version for -1(Xbuild).	EE		
09/03	A00	57	24	Add dummy R509 to gnd for KBC GPIO24. (09/10 update)	For GM45.	EE		
		58	05,17	Dummy R76 ; Staff R167	For H_THRMTRIP# to SB.	EE		
09/09	A00	59	12,20, 24	Change to close line: R115, R246, R182, R158, R159, R170.	No need 0 ohm R.	EE		
		60	37	Remove L21.	No need L21.	EE		
09/10	A00	61	19	Staff R453, C511 ; DY C521.	Follow Intel DG 2.0.	EE		
		62	04	Short RN42, RN43, RN44, RN45, RN48, RN22, RN23, RN54, RN53, RN52, RN51.	No need 0 ohm R.	EE		
09/22	A00	63	21	Add dummy R510 and C568. Staff R282 0 ohm.	For U34 power bounce issue.	EE		
		64	04	Dummy R196.	For debug. Normally, no need it.	EE		
		65	25	R82 change to 10k ; R78 change to 2.37k.	For T8 thermal shutdown setting.	EE		
10/02	A00	66	23	Staff R288 ; Dummy R289.	For Audio amp. gain.	EE		
		67	21	Dummy R284, C318. Staff R282 to Bead 68.00082.531. Staff R510 to 2.2K ; Staff C568.	For U34 power bounce issue.	EE		

DATE	VERSION	NO	PAGE	Modified List	Issue Description	OWNER
05/18	-1	1	43	EC78 change to 1u	follow ul spec design	EE
		2	43	TC12 change to 4.7u	follow ul spec design	EE
		3	45	add c4501 and c4502	follow ul spec design	EE
		4	24	change R192 from short pad to 0ohm		EE
		5	42	change R419 from short pad to 0ohm		EE
		6	14/15	change R57 R54 R55 R56 from 0ohm to short pad		EE

1st

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change List - EE (3/3)			
Size	Document Number		Rev
A3	DR2 17" UMA		-1
Date:	Monday, May 18, 2009	Sheet	58 of 59

<http://hobi-elektronika.net>

DATE	VERSION	NO	PAGE	Modified List	Issue Description	OWNER	
06/03	X01	1	32	R189 change to 2.2K ohm, C216 dummy.	For +1.5V_RUN sequence.	Power EE	
		2	30	C378 change to 0.01uF.	For +1.05V_VCCP sequence.	Power EE	
		3	34	C316 change from 4.7nF to 0.01uF.	For +3.3V_RUN sequence and improve +3.3V_ALW voltage drop due to SW(U31) turn on quickly (higher loading).	Power EE	
		4	34	Staff C314 and change from 4.7nF to 6.8nF.	For +5V_RUN sequence and improve +5V_ALW voltage drop due to SW(U30) turn on quickly (higher loading).	Power EE	
06/05		5	36	Dummy Q20, U57, R462, R457, C527 and U58, U28, R251, R252, C293, C295 Change R258, R256 to G81, G82 Change R278, R279, R277, R276 to G83, G84, G85, G86	No sniffer function, no control HDD & ODD power.	Power EE	
06/06		6	27	R136 change to 270k and R108 change to 237k	For 5V/3.3V OCP	Power EE	
		7	28	R38 change to 12.1k R323 change to 3.92k , C360 change to 0.047 uF 10V X7R	R38 for VCORE OCP R323 and C360 for transient and load line.	Power EE	
06/10		8	31	PC9 to GND.	PC9 to GND otherwise DC-DC IC can not obtain power to generate 1.8V/0.9V output.	Power EE	
		9	31	PR2 change to 9.31k ohm.	For 1.8V OCP.	Power EE	
06/18		10	30	Add D23.	For power sequence.	Power EE	
06/23		11	18,24	Remove U60, R482, R476 and change trace name VRMPWRGD to VGATE_PWRGD.	For power sequence.	Power EE	
07/30		X02	12	31	PR7.1 link to +5116_PWR_SRC.	Reserve for other source.	Power EE
			13	30	Rename "+1.05V_SUSP" to "+1.05V_RUNP"	Correct naming.	Power EE
08/11		14	26,45	Material change: U37, U46, U47.	NIKO-SEM P2003EVG component has some risk.	Power EE	
09/03	A00	15	31	Change PR7 value from 622k to 619k ohm.	For 2nd source.	Power EE	
		16	26,45	Material change: U37, U46, U47.	Power team request.	Power EE	
		17	26,27,28,31	Change to close line: R46 ,R137 ,R127,R106 ,R384 ,R391 ,R35 ,R29 ,R307 ,R308 ,R309 ,R303 ,R304 , R298 ,R301 ,R310 ,R313 ,PR14.	No need 0 ohm R.	Power EE	
XX	18	26	R61 change 4.7k to 10k.	Power team request.	Power EE		
XX	19						
XX	20						
XX	21						
XX	22						
XX	23	x	x		x	Power EE	
XX	24	x	x		x	Power EE	
XX	25	x	x		x	Power EE	