

MOLOKAI Block Diagram

SPR.01.2004

Project Code:91.43E01.001

03249-SC

PCB LAYER

- L1 : COMPONENT
- L2 : GND
- L3 : SIGNAL1
- L4 : SIGNAL2
- L5 : VCC
- L6 : GND
- L7 : SIGNAL3
- L8 : COMPONENT


DC/DC IMVP4	
Switching Power ISL6218 32	
INPUTS	OUTPUT
DCBATOUT	VCC_CORE

SYSTEM DC/DC	
MAX1715 34	
INPUTS	OUTPUTS
DCBATOUT	1D35V_S0 2D5V_S3

DC/DC&CHARGER	
MAX1645 35	
INPUTS	OUTPUTS
AD+	BT+

DC/DC	
MAX1999 33	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5

G913C/APL1085	
APL5331kAC/G1211X 38	
INPUTS	OUTPUTS
3D3V_S0	1D8V_VCCA_S0
3D3V_S5	1D5V_S5
3D3V_S0	1D5V_S0
2D5V_S3	1D25V_S0
1D35V_S0	VCC_IO_S0



DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size: A3 Document Number: **MOLOKAI** Rev: **SC**

Date: Monday, April 05, 2004 Sheet 1 of 39

Wistron Confidential

S5

5V_S5 ○—◇— 5V_S5 18,33,34,36
 3D3V_S5 ○—◇— 3D3V_S5 4,16,17,18,28,30,31,33,36,38,39
 1D5V_S5 ○—◇— 1D5V_S5 18,38
 VCC_RTC_S5 ○—◇— VCC_RTC_S5 17

AC-IN / BAT-IN

AD+ ○—◇— AD+ 35,37,39
 DCBATOUT ○—◇— DCBATOUT 14,32,33,34,35,36,38,39

OTHERS

5V_AUX ○—◇— 5V_AUX 30,31,33,35,37,38,39
 3D3V_AUX ○—◇— 3D3V_AUX 14,17,33

 3D3V_RTC ○—◇— 3D3V_RTC 17,28
 ICH_VBIAS ○—◇— ICH_VBIAS 17
 MAX1999_REF ○—◇— MAX1999_REF 33,38

 MAX1999_VCC ○—◇— MAX1999_VCC 33

S3

3D3V_S3 ○—◇— 3D3V_S3 14,25,28,30,34,36,39
 2D5V_S3 ○—◇— 2D5V_S3 7,9,10,11,34,38,39
 1D25V_DDRVREF_S3 ○—◇— 1D25V_DDRVREF_S3 7,10,34

LAN-AC

3D3V_LAN_S5AC ○—◇— 3D3V_LAN_S5AC 23,29,36,37

S0


5V_S0 ○—◇— 5V_S0 13,14,17,18,19,20,24,26,28,30,32,34,36,38,39
 3D3V_S0 ○—◇— 3D3V_S0 3,7,8,9,10,13,14,15,16,17,18,19,20,21,22,24,25,26,27,29,30,31,32,36,38,39

 1D5V_S0 ○—◇— 1D5V_S0 7,8,9,15,16,18,27,38,39
 1D25V_S0 ○—◇— 1D25V_S0 11,12,38
 1D35V_S0 ○—◇— 1D35V_S0 7,9,34,38,39
 VCC_CORE_S0 ○—◇— VCC_CORE_S0 6,32,39
 VCC_IO_S0 ○—◇— VCC_IO_S0 4,5,6,7,9,17,18,32,38,39
 1D8V_VCCA_S0 ○—◇— 1D8V_VCCA_S0 5,38

5VA_AUD_S3 ○—◇— 5VA_AUD_S3 24

 3D3V_LCD_S0 ○—◇— 3D3V_LCD_S0 14
 CRT_VCC_S0 ○—◇— CRT_VCC_S0 13

 TV3D3V1_S0 ○—◇— TV3D3V1_S0 15
 TV3D3VA_S0 ○—◇— TV3D3VA_S0 15
 TV3D3V2_S0 ○—◇— TV3D3V2_S0 15
 TV1D5V_S0 ○—◇— TV1D5V_S0 15



PCI TABLE

DEVICE	IDSEL	IRQ	REQ# / GNT#
SD/MS CARD READER+1394 PCI7420	AD20	PIRQB# PIROC# PIRQF#	REQ#1 / GNT#1
MINI PCI 802.11B/G	AD17	PIRQE# PIRQG#	REQ#0 / GNT#0
LAN BCM4401	AD21	PIRQD#	REQ#4 / GNT#4

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Table of Content**

Size: A3 Document Number: **MOLOKAI** Rev: **SC**

Date: Saturday, April 17, 2004 Sheet 2 of 39






Host Freq. Setting

FS1/0 = 00 166MHz
 FS1/0 = 01 100MHz
 FS1/0 = 10 200MHz
 FS1/0 = 11 133MHz

FS2 = 0 unbuffer mode (disable 66MHz-IN)
 FS2 = 1 buffer mode


Mult0 = 0 Rr=221,Iref=5mA =>Vswing=1.0V@50ohm
 Mult0 = 1 Rr=475,Iref=2.32mA =>Vswing=0.7V@50ohm

CPU & MEMORY Freq. Selection



CK-408


ITP Debug Pad








CPU VCCA POWER:


At Dothan CPU application, POWER is 1.5V or 1.8V.

For CPU VCCA[0:3] PLL
place one 0.01u & 10u for
each VCCA pin






Layout note:
COMP0 and COMP2 need to
be Zo=27.4ohm traces.
COMP1 and COMP3 should be
routed asx Zo=54.9ohm,
traces shorter than 0.5".







BGA479-SKT-2-U



		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title: Banias CPU (2 of 2)	
Size: A3	Document Number: MOLOKAI	Rev: SC	
Date: Thursday, April 15, 2004		Sheet: 6	of: 39



Title		
Montara (1 of 3)		
Size	Document Number	Rev
A3	MOLOKAI	SC
Date:	Thursday, April 15, 2004	Sheet 7 of 39



FOR MGM+ internal pull down

GST[2:0]	FSB	DDR	Gfx Core Clock Low	Gfx Core Clock High
000	400	266	133	200
001	400	200	100	200
010	400	200	100	133
111	400	333	166	250

DEFAULT NOT USE TV ENCODER

IF USE TV ENCODER ADD R63 ,REMOVE R76 AND R66

- 15 TV_D[0..11]
- 15 TV_HSYNC
- 15 TV_VSYNC

- 15 TV_CLK
- 15 TV_CLK#
- TV D0 K5
- TV D1 K1
- TV D2 K3
- TV D3 K2
- TV D4 J6
- TV D5 J5
- TV D6 H2
- TV D7 H1
- TV D8 H3
- TV D9 H4
- TV D10 H6
- TV D11 G3


- 3 CLK66_GMCH
- 3 CLK48_DREF_GMCH
- 3 CLK66_DREF_GMCH

- 17,30 PM_SUS_CLK
- 17,30 PM_THRM#

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Montara (2 of 3)**

Size A3	Document Number	Rev SC
Date: Thursday, April 15, 2004		Sheet 8 of 39



Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Montara (3 of 3)**


Size	Document Number	Rev
A3	MOLOKAJ	SC

Date: Thursday, April 15, 2004 Sheet 9 of 39


DIMM1

DIMM2

Use old symbol change FN only




Top Side



BOT side

(Normal Type) DIMM 2 (BOT side)



(REVERSE TYPE) DIMM 1 (Top side)

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **DDR Socket**

Size: Document Number
 Custom: **MOLOKAI** Rev: **SC**


Date: Thursday, April 15, 2004 Sheet 10 of 39

1D25V_S0

0.01u_25V*24,0402-X7R




0.1u_10V*24,0402-X5R



FOR DDR SKTS POWER PIN
 10u_6.3V*1,0805-X5R
 0.1u_10V*24,0402-X5R

2D5V_S3




DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR Decoupling CPA**


Size: A3	Document Number: MOLOKAI	Rev: SC
Date: Thursday, April 15, 2004	Sheet: 11 of 39	

SERIES DAMPING




PARALLEL TERMINATION

Put decap near power(1.25V) and pull-up resistor




Command Signals USE Topology 2




Ferrite bead impedance:
75ohm@100MHz

CRT




Layout Note:
Must be a ground return path for CRT_R, CRT_G, CRT_B

DDC_CLK & DATE LEVEL SHIFT






DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT CONN.			
Size	Document Number	Rev	
A3	MOLOKAI	SC	
Date:	Thursday, April 15, 2004	Sheet	13 of 39

LCD CONN



INVERTER/LED









	S0/S1	S3	S4	S5	Functions	when LID is closed
Power On / Battery Low LED (PWR_LED#)	LOW	HIGH	HIGH	HIGH		readable
Sleep / Waking LED (STDBY_LED#)	HIGH	LOW	HIGH	HIGH	(Don't flash during waking)	readable
Disk Media (MEDIA_LED#)					HDD,ODD access indicator	not readable
Charging LED (CHARGE_LED#)					On when charging. Flashing when charging error is occurred.	not readable
Wireless LED (80211_LED#)					On when wireless is On	not readable
NUM Lock (NUM_LED#)					On when Number key is locked	not readable
CAPS Lock (MEDIA_LED#)					On when Caps lock is On	not readable

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD CONN & INVERTER**

Size: A3 Document Number: **MOLOKAI** Rev: **SC**

Date: Thursday, April 15, 2004 Sheet 14 of 39




CH7011 Address:

0X75	AS pull-up	(int. pull-up)
0X76	AS pull-down	

Power up default:

NTSC	GPIO0 pull-down
PAL	GPIO0 pull-up (int. pull-up)







DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TV_ENCODER**

Size A3 Document Number **MOLOKAI** Rev **SC**


Date: Thursday, April 15, 2004 Sheet 15 of 39



	SW1-4	SW2-3
CHKPW ENABLE	ON	X
BOOTBLOCK ENABLE	X	ON



Place R220 near S/B





ICH4 Integrated Pull-up and Pull-down Resistors

EE_DIN, EE_DOUT, PME#, FWRBTN# GNT[B:A]#/GNT[5]#/GPIO[17:16], LAD[3:0]#/FWH[3:0]#, LDRQ[1:0],	ICH4 internal 20K pull-ups
LAN_RXD[2:0]	ICH4 internal 10K pull-ups
AC_BITCLK, AC_RST#, AC_SDIN[2:0], AC_SDOUT, AC_SYNC, DPRSLPVR, SPKR	ICH4 internal 20K pull-downs
USB[5:0][P,N]	ICH4 internal 15K pull-downs
PDD[7]/SDD[7], PDDREQ / SDDREQ	ICH4 internal 11.5K pull-downs
LANCLK	ICH4 internal 100K pull-downs

ICH4 IDE Integrated Series Termination Resistors

PDD[15:0], SDD[15:0], PDIOW#, SDIOW#, PDIOR#, PDIOW#, PDREQ, SDREQ, PDDACK#, SDDACK#, PIORDY, SIORDY, PDA[2:0], SDA[2:0], PDCS1#, SDCS1#, PDCS3#, SDCS3#, IRQ14, IRQ15,	approximately 33 ohm
---	----------------------





ICH4-M-U

HUB INTERFACE LAYOUT
Route signals with 20 mil space routing. to others group traces
Signals must match +/- 0.1" of HUB_STB/STB# signals.

Banias/Montara-GM
Checklist Ver.2.0
48.7 ohm 1% pull up to 1D5V_S0

Banias/Odem RDPD
P.120
When board impedance is 55 +/-15% Ohm
36.5 ohm to GND

CLOSE TO PIN with in 0.5" 10 mil trace, 20 mil space





DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH4-M (1 of 3)**



Size A3 Document Number **MOLOKAI** Rev **SC**

Date: Thursday, April 15, 2004 Sheet 16 of 39


PCI/Interrupt I/F Pullups



RTC Circuitry





BIOS NOTE:
 BIOS should disable PM_STPCPU# on CK_Titan.
 (Use H_DPSLP# instead)



Should go high no sooner than 10ms
 after both +3V3RUN and +1.5VVRUN
 have reach their nominal voltage

Should go high no sooner than 10ms
 after both +3V3SUS and +1.5VSUS
 have reach their nominal voltage




DELL **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


ICH4-M (2 of 3)

Title		Rev	SC
Size	Document Number		
Cuspm			

MOLOKAI
 Date: Thursday, April 15, 2004 Sheet 17 of 39




**Within a given well, 5VREF needs to be up before the corresponding 3.3V rail*









PCIRST#_3 3V to 5V level shift for HDD & CDROM

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title ICH4-M (3 of 3)	
Size A3	Document Number MOLOKAI	Rev SC	
Date: Thursday, April 15, 2004		Sheet 18	of 39


Mini PCI 802.11B/G






PCMCIA socket








Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: CARDBUS CONN / PWR SW		
Size: A3	Document Number: MOLOKAI	Rev: SC
Date: Wednesday, April 14, 2004	Sheet: 20	of 39



Title		CARBUS/PCI7420	
Size	Document Number	Rev	
A3	MOLOKAI	SC	
Date:	Thursday, April 15, 2004	Sheet	21 of 39



For SD/MS Card Power




DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SD/MS CARD READER AND 1394**

Size A3	Document Number	Rev SC
Date: Thursday, April 15, 2004		Sheet 22 of 39

Broadcom LAN BCM4401



- 17,19,21 ICH_PME#
- 17,19,21 PCI_PERR#
- 17 PCI_REQ#
- 17,19,21 PCI_TRDY#
- 17,19,21 PCI_PAR
- 17,19,21 PCL_AD[0..31]
- 17,19,21 PCL_CBE[0..3]
- 17,19,21 PCL_DEVSEL#
- 17,19,21 PCL_FRAME#
- PCL_AD21
- 17 PIROD#
- 17,19,21 PCL_IRDY#
- 17,19,21 PCL_STOP#_3
- 17,19,21 PCL_RST#_3
- 17,19,21 PCL_SERR#
- 3 PCLK_LAN

- 113 PCI_PME_L
- 28 PCI_PERR_L
- 121 PCI_REQ_L
- 23 PCI_TRDY_L
- 31 PCI_PAR
- 55 PCI_AD0
- 54 PCI_AD1
- 53 PCI_AD2
- 51 PCI_AD3
- 50 PCI_AD4
- 49 PCI_AD5
- 48 PCI_AD6
- 47 PCI_AD7
- 46 PCI_AD8
- 45 PCI_AD9
- 44 PCI_AD10
- 43 PCI_AD11
- 42 PCI_AD12
- 41 PCI_AD13
- 40 PCI_AD14
- 39 PCI_AD15
- 38 PCI_AD16
- 37 PCI_AD17
- 36 PCI_AD18
- 35 PCI_AD19
- 34 PCI_AD20
- 33 PCI_AD21
- 32 PCI_AD22
- 31 PCI_AD23
- 30 PCI_AD24
- 29 PCI_AD25
- 28 PCI_AD26
- 27 PCI_AD27
- 26 PCI_AD28
- 25 PCI_AD29
- 24 PCI_AD30
- 23 PCI_AD31
- 22 PCI_AD31
- 43 PCI_CBE0_L
- 32 PCI_CBE1_L
- 31 PCI_CBE2_L
- 30 PCI_CBE3_L
- 20 PCI_FRAME_L
- 19 PCI_GNT_L
- 18 PCI_IDSEL
- 17 PCI_INTA_L
- 16 PCI_IRDY_L
- 27 PCI_STOP_L
- 117 PCI_RST_L
- 29 PCI_SERR_L
- 118 PCLK_CLK

- 113 PCI_PME_L
- 28 PCI_PERR_L
- 121 PCI_REQ_L
- 23 PCI_TRDY_L
- 31 PCI_PAR
- 55 PCI_AD0
- 54 PCI_AD1
- 53 PCI_AD2
- 51 PCI_AD3
- 50 PCI_AD4
- 49 PCI_AD5
- 48 PCI_AD6
- 47 PCI_AD7
- 46 PCI_AD8
- 45 PCI_AD9
- 44 PCI_AD10
- 43 PCI_AD11
- 42 PCI_AD12
- 41 PCI_AD13
- 40 PCI_AD14
- 39 PCI_AD15
- 38 PCI_AD16
- 37 PCI_AD17
- 36 PCI_AD18
- 35 PCI_AD19
- 34 PCI_AD20
- 33 PCI_AD21
- 32 PCI_AD22
- 31 PCI_AD23
- 30 PCI_AD24
- 29 PCI_AD25
- 28 PCI_AD26
- 27 PCI_AD27
- 26 PCI_AD28
- 25 PCI_AD29
- 24 PCI_AD30
- 23 PCI_AD31
- 22 PCI_AD31
- 43 PCI_CBE0_L
- 32 PCI_CBE1_L
- 31 PCI_CBE2_L
- 30 PCI_CBE3_L
- 20 PCI_FRAME_L
- 19 PCI_GNT_L
- 18 PCI_IDSEL
- 17 PCI_INTA_L
- 16 PCI_IRDY_L
- 27 PCI_STOP_L
- 117 PCI_RST_L
- 29 PCI_SERR_L
- 118 PCLK_CLK

- 113 PCI_PME_L
- 28 PCI_PERR_L
- 121 PCI_REQ_L
- 23 PCI_TRDY_L
- 31 PCI_PAR
- 55 PCI_AD0
- 54 PCI_AD1
- 53 PCI_AD2
- 51 PCI_AD3
- 50 PCI_AD4
- 49 PCI_AD5
- 48 PCI_AD6
- 47 PCI_AD7
- 46 PCI_AD8
- 45 PCI_AD9
- 44 PCI_AD10
- 43 PCI_AD11
- 42 PCI_AD12
- 41 PCI_AD13
- 40 PCI_AD14
- 39 PCI_AD15
- 38 PCI_AD16
- 37 PCI_AD17
- 36 PCI_AD18
- 35 PCI_AD19
- 34 PCI_AD20
- 33 PCI_AD21
- 32 PCI_AD22
- 31 PCI_AD23
- 30 PCI_AD24
- 29 PCI_AD25
- 28 PCI_AD26
- 27 PCI_AD27
- 26 PCI_AD28
- 25 PCI_AD29
- 24 PCI_AD30
- 23 PCI_AD31
- 22 PCI_AD31
- 43 PCI_CBE0_L
- 32 PCI_CBE1_L
- 31 PCI_CBE2_L
- 30 PCI_CBE3_L
- 20 PCI_FRAME_L
- 19 PCI_GNT_L
- 18 PCI_IDSEL
- 17 PCI_INTA_L
- 16 PCI_IRDY_L
- 27 PCI_STOP_L
- 117 PCI_RST_L
- 29 PCI_SERR_L
- 118 PCLK_CLK

- 113 PCI_PME_L
- 28 PCI_PERR_L
- 121 PCI_REQ_L
- 23 PCI_TRDY_L
- 31 PCI_PAR
- 55 PCI_AD0
- 54 PCI_AD1
- 53 PCI_AD2
- 51 PCI_AD3
- 50 PCI_AD4
- 49 PCI_AD5
- 48 PCI_AD6
- 47 PCI_AD7
- 46 PCI_AD8
- 45 PCI_AD9
- 44 PCI_AD10
- 43 PCI_AD11
- 42 PCI_AD12
- 41 PCI_AD13
- 40 PCI_AD14
- 39 PCI_AD15
- 38 PCI_AD16
- 37 PCI_AD17
- 36 PCI_AD18
- 35 PCI_AD19
- 34 PCI_AD20
- 33 PCI_AD21
- 32 PCI_AD22
- 31 PCI_AD23
- 30 PCI_AD24
- 29 PCI_AD25
- 28 PCI_AD26
- 27 PCI_AD27
- 26 PCI_AD28
- 25 PCI_AD29
- 24 PCI_AD30
- 23 PCI_AD31
- 22 PCI_AD31
- 43 PCI_CBE0_L
- 32 PCI_CBE1_L
- 31 PCI_CBE2_L
- 30 PCI_CBE3_L
- 20 PCI_FRAME_L
- 19 PCI_GNT_L
- 18 PCI_IDSEL
- 17 PCI_INTA_L
- 16 PCI_IRDY_L
- 27 PCI_STOP_L
- 117 PCI_RST_L
- 29 PCI_SERR_L
- 118 PCLK_CLK

- 113 PCI_PME_L
- 28 PCI_PERR_L
- 121 PCI_REQ_L
- 23 PCI_TRDY_L
- 31 PCI_PAR
- 55 PCI_AD0
- 54 PCI_AD1
- 53 PCI_AD2
- 51 PCI_AD3
- 50 PCI_AD4
- 49 PCI_AD5
- 48 PCI_AD6
- 47 PCI_AD7
- 46 PCI_AD8
- 45 PCI_AD9
- 44 PCI_AD10
- 43 PCI_AD11
- 42 PCI_AD12
- 41 PCI_AD13
- 40 PCI_AD14
- 39 PCI_AD15
- 38 PCI_AD16
- 37 PCI_AD17
- 36 PCI_AD18
- 35 PCI_AD19
- 34 PCI_AD20
- 33 PCI_AD21
- 32 PCI_AD22
- 31 PCI_AD23
- 30 PCI_AD24
- 29 PCI_AD25
- 28 PCI_AD26
- 27 PCI_AD27
- 26 PCI_AD28
- 25 PCI_AD29
- 24 PCI_AD30
- 23 PCI_AD31
- 22 PCI_AD31
- 43 PCI_CBE0_L
- 32 PCI_CBE1_L
- 31 PCI_CBE2_L
- 30 PCI_CBE3_L
- 20 PCI_FRAME_L
- 19 PCI_GNT_L
- 18 PCI_IDSEL
- 17 PCI_INTA_L
- 16 PCI_IRDY_L
- 27 PCI_STOP_L
- 117 PCI_RST_L
- 29 PCI_SERR_L
- 118 PCLK_CLK

- 113 PCI_PME_L
- 28 PCI_PERR_L
- 121 PCI_REQ_L
- 23 PCI_TRDY_L
- 31 PCI_PAR
- 55 PCI_AD0
- 54 PCI_AD1
- 53 PCI_AD2
- 51 PCI_AD3
- 50 PCI_AD4
- 49 PCI_AD5
- 48 PCI_AD6
- 47 PCI_AD7
- 46 PCI_AD8
- 45 PCI_AD9
- 44 PCI_AD10
- 43 PCI_AD11
- 42 PCI_AD12
- 41 PCI_AD13
- 40 PCI_AD14
- 39 PCI_AD15
- 38 PCI_AD16
- 37 PCI_AD17
- 36 PCI_AD18
- 35 PCI_AD19
- 34 PCI_AD20
- 33 PCI_AD21
- 32 PCI_AD22
- 31 PCI_AD23
- 30 PCI_AD24
- 29 PCI_AD25
- 28 PCI_AD26
- 27 PCI_AD27
- 26 PCI_AD28
- 25 PCI_AD29
- 24 PCI_AD30
- 23 PCI_AD31
- 22 PCI_AD31
- 43 PCI_CBE0_L
- 32 PCI_CBE1_L
- 31 PCI_CBE2_L
- 30 PCI_CBE3_L
- 20 PCI_FRAME_L
- 19 PCI_GNT_L
- 18 PCI_IDSEL
- 17 PCI_INTA_L
- 16 PCI_IRDY_L
- 27 PCI_STOP_L
- 117 PCI_RST_L
- 29 PCI_SERR_L
- 118 PCLK_CLK

- 113 PCI_PME_L
- 28 PCI_PERR_L
- 121 PCI_REQ_L
- 23 PCI_TRDY_L
- 31 PCI_PAR
- 55 PCI_AD0
- 54 PCI_AD1
- 53 PCI_AD2
- 51 PCI_AD3
- 50 PCI_AD4
- 49 PCI_AD5
- 48 PCI_AD6
- 47 PCI_AD7
- 46 PCI_AD8
- 45 PCI_AD9
- 44 PCI_AD10
- 43 PCI_AD11
- 42 PCI_AD12
- 41 PCI_AD13
- 40 PCI_AD14
- 39 PCI_AD15
- 38 PCI_AD16
- 37 PCI_AD17
- 36 PCI_AD18
- 35 PCI_AD19
- 34 PCI_AD20
- 33 PCI_AD21
- 32 PCI_AD22
- 31 PCI_AD23
- 30 PCI_AD24
- 29 PCI_AD25
- 28 PCI_AD26
- 27 PCI_AD27
- 26 PCI_AD28
- 25 PCI_AD29
- 24 PCI_AD30
- 23 PCI_AD31
- 22 PCI_AD31
- 43 PCI_CBE0_L
- 32 PCI_CBE1_L
- 31 PCI_CBE2_L
- 30 PCI_CBE3_L
- 20 PCI_FRAME_L
- 19 PCI_GNT_L
- 18 PCI_IDSEL
- 17 PCI_INTA_L
- 16 PCI_IRDY_L
- 27 PCI_STOP_L
- 117 PCI_RST_L
- 29 PCI_SERR_L
- 118 PCLK_CLK

- 76 LAN_LINK100#
- 75 LAN_LINK10#
- 77 LAN_TX/RX#

- 93 EEDATA_PXE
- 90 EECLK_PXE
- 95 SPROM_CLK
- 98 SPROM_CS

- 91 REG18OUT
- 92 REG18OUT
- 97 REGSUP18
- 96 REGSUP18

- 80 TCK
- 83 TD
- 81 TDC
- 82 TMS
- 73 TRST_L

- 25 VESD
- 56 VESD
- 114 VESD

- 67 VAUXPRSN
- 66 XTALO
- 67 XTALI

- 66 LAN_X0
- 67 LAN_X1
- 68 EXT_POR_L
- 69 EXT_POR_L
- 70 SPROM_DIN
- 71 SPROM_DOUT

- 66 LAN_X0
- 67 LAN_X1
- 68 EXT_POR_L
- 69 EXT_POR_L
- 70 SPROM_DIN
- 71 SPROM_DOUT

- 66 LAN_X0
- 67 LAN_X1
- 68 EXT_POR_L
- 69 EXT_POR_L
- 70 SPROM_DIN
- 71 SPROM_DOUT

- 66 LAN_X0
- 67 LAN_X1
- 68 EXT_POR_L
- 69 EXT_POR_L
- 70 SPROM_DIN
- 71 SPROM_DOUT

- 66 LAN_X0
- 67 LAN_X1
- 68 EXT_POR_L
- 69 EXT_POR_L
- 70 SPROM_DIN
- 71 SPROM_DOUT




- 66 LAN_X0
- 67 LAN_X1
- 68 EXT_POR_L
- 69 EXT_POR_L
- 70 SPROM_DIN
- 71 SPROM_DOUT

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **10/100 LAN**


Size	Document Number	Rev
Custom	MOLOKAI	SC

Date: Thursday, April 15, 2004 Sheet 23 of 39




AUDIO OP

GAIN0	GAIN1	AV
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB




SB: 2004/03/09 To solve speaker pop sound issue

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title	
AUDIO (2 of 2) -Phone Jack			
Size	Document Number	Rev	
A3	MOLOKAI	SC	
Date: Thursday, April 15, 2004		Sheet	25 of 39




Pull high at ICH4 side

HDD CONN




CDROM




Optical Bay ID,00 CDROM;01 2nd-HDD

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title HDD/CD ROM	
Size A3	Document Number MOLOKAI		Rev SC
Date: Thursday, April 15, 2004		Sheet 26 of 39	

Boot Device must have ID[3:0] = 0000
 Has internal pull-down resistors
 All may be left floated
 FPET7 Elec. P3-46





Unused FGPI pins must not be float



SB: Because new add R684
 is 330 ohm so need change
 R260 from 1K to 4.7K to
 make FWH_INIT# low level
 be correct


SB: for SIV pass




DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **FWH/Debug Port**

Size A3	Document Number MOLOKAI	Rev SC
Date: Thursday, April 15, 2004	Sheet 27 of 39	




Internal Keyboard Connector




Keyboard Matrix

	US	JAP	Europe
MATRIX1	LOW	LOW	HIGH
MATRIX2	LOW	HIGH	LOW

For EMI




TouchPad Connector



Title			KBC/KB&TPAD CONN		
Size	Document Number		Rev		
Custbm	MOLOKAI		SC		
Date:	Thursday, April 15, 2004	Sheet	28	of	39


MDC CONN




USB PORT

SB:03/05/2004 Add C399 and C390 for USB Droop test pass

NEAR CONNECTOR



Dual USB switch




DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MDC CONN & USB CONN**

Size A3	Document Number	Rev SC
Date: Thursday, April 15, 2004		Sheet 29 of 39

240 ms after VCC_G768 > 4.38v


FAN Conn.




THERMDP1/DP2/THERMDN ON THE SAME LAYER
W/S = 10/5 MIL, 12 MIL AWAY FROM OTHERS
CAPS CLOSE TO G768D

SYSTEM SENSOR


put together



Check default setting,
default enable is
preferred




32K suspend clock output



SC: change TEMP
setting from 85
to 105 degree.


HW thermal shut down temperature
setting 105 degree . Put Near vent
out .

COVER SWITCH



TO KBC

RESUME RESET



TO SB



RSMRST# is RTC power plane

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **G768D**

Size A3	Document Number	Rev SC
Date: Thursday, April 15, 2004	Sheet 30 of 39	

Power ON Circuit




Deep Sleep
 $100k/(100k+1.21k)=98.79\%$
 OffSet= 1.21%

Active Deep Deeper
 DPRSLPVR 0 0 1
 STP_CPU# 1 0 0

$$IFL = (RISEN * 32uA * n) / Rds(on) = 1.96k * 32uA * 2 / 5mR = 25.157A$$

FDS7088N3 Rds(on)=5mR



WRCH Low ==> One Phase

IMVP IV
 Load Line Slope :3mR
 32A=>96mV
 Rdroop = 96mV / 32uA

For Banias/ULV CPU:

- Active Mode:**
- Highest Frequency: VID=1.484V/1.00V
 - Lowest Frequency: VID=0.956V/0.85V
- Deep Sleep Mode:**
- Highest Frequency: VID=1.484V, Offset=-1.2% -> VID=1.466
 - Lowest Frequency: VID=0.956V, Offset=-1.2% -> VID=0.945
- Deeper Sleep Mode:**
- VID=0.748V

V_OCSET = 1.75V
 V_DRSV = 0.75716V
 V_BOOT = 1.2611V
 I_OCSET = 12.5uA =>
 OCP=125% - 175%


VCC_IO_S0-->Delay 3mS-->CPUCORDE_ON_DELAY

		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
IMVP IV-CPU POWER-ISL6218			
Size	Document Number	Rev	
A3	MOLOKAI	SC	
Date:	Thursday, April 15, 2004	Sheet	32 of 39

SYSTEM DC/DC 3D3V_S5/5V_S5

OCP:6A~8A

OCP:7.5A~10.5A





SKIP# = VCC : PWM MODE
 SKIP# = GND : SKIP MODE
 SKIP# = REF/FloatING : Ultrasonic MODE
 (25KHz min)

Ton = VCC : 200KHz/300KHz
 Ton = GND : 400KHz/500KHz
 (5V/3D3V)


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title MAX1999/3D3V_S5/5V_S5	
Size A3	Document Number MOLOKAI		Rev SC
Date: Thursday, April 15, 2004		Sheet 33 of 39	

SYSTEM DC/DC 2D5V_S3/1D35V_S0



 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		MAX1715/2D5V_S3/1D35V_S0	
Size	Document Number	Rev	
A3	MOLOKAI	SC	
Date:	Thursday, April 15, 2004	Sheet	34 of 39

CHARGER CIRCUIT



System constant power setting 98%
 $V_{CLS} = 4.096 (V_{REF}) * \{16.2K(R7) / [40.2k(R6) + 16.2K(R7)]\} = 1.1765V$
 $I_{max} = 1.1765 / (20V * 20m\ ohm) = 2.94A$
 constant power setting = $2.94 * 20 = 58.8W$

notice sense resistor noise and trace


DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER&MicroP**


Size: Document Number **MOLOKAI** Rev: **SC**

Date: Thursday, April 15, 2004 Sheet 35 of 39


LAN Power



Run Power




Suspend Power




DELL Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title PWR Plane SW / VCC_IO_S0	
Size A3	Document Number MOLOKAI
Date: Thursday, April 15, 2004	Sheet 36 of 39


TV BD Conn



Battery Conn



Adaptor In Circuit




DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title
Battery Conn/TV BD Conn/Adaptor In Circuit


Size A3	Document Number MOLOKAI	Rev SC
Date: Thursday, April 15, 2004	Sheet 37	of 39

BATTERY LOW3 DETECTOR




At Dothan CPU application, POWER is 1.5V or 1.8V.


3D3V_S0 --> 1D8V_VCCA_S0 (For CPU VCCA)




3D3V_S5 --> 1D5V_S5




3D3V_S0 → 1D5V_S0











2D5V_S3 → 1D25V_S0



1D35V_S0 → VCC_IO_S0 (1.05V)



Title		
BATTERY/LDO/Adaptor In		
Size	Document Number	Rev
A3	MOLOKAI	SC
Date:	Thursday, April 15, 2004	Sheet 38 of 39



DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MISC**

Size: A3 | Document Number: **MOLOKAI** | Rev: **SC**

Date: Thursday, April 15, 2004 | Sheet: 39 of 39